- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7382GP (NXP SEMICONDUCTORS) Error correction and host interface IC for CD-ROM ELM PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7382GP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Error correction and host interface IC for CD-ROM ELM |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80 |
| 封裝： | PLASTIC, QFP-80 |
| 文件頁(yè)數(shù)： | 27/60頁(yè) |
| 文件大?。?/td> | 226K |
| 代理商： | SAA7382GP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
1996 Apr 25
27
Philips Semiconductors
Preliminary specification
Error correction and host interface IC for
CD-ROM (ELM)
SAA7382
7.9.1.3
Data Transfer
The other registers are used for data transfers. These can only occur when the sub-CPU has enabled a data transfer.
This will be indicated to the host by the DTEN pin being LOW.
7.9.2
O
AK COMPATIBILITY MODE
Table 26
Oak compatibility mode
Note
1.
Where X = don’t care.
Data transfer is selected when the transfer type is non-DMA, the sub-CPU has started a data transfer and the DTS bit in
the HCON register has not been asserted.
DMA transfer is selected using the HCON register.
The COMIN and SBOUT registers are similar to the same registers in the Sanyo compatibility mode.
7.9.2.1
RESET Sub-CPU
Writing to this register causes the SCRST pin to go LOW for several clock periods. The SAA7382 registers are not
affected.
7.9.2.2
TSTAT
Table 27
TSTAT register bits
This is the host Transfer Status Register. The EJECT bit reflects the state of the EJECT pin. Bits EOP, STEN and DTEN
have the same operation as the equivalent pins in the Sanyo compatibility mode. Bit WAIT is the same as the Sanyo
mode WAIT pin when non-DMA transfer is selected otherwise it is logic 1. Bit DRQ is the same as the Sanyo mode WAIT
pin when DMA transfer is selected otherwise it is logic 0.
DMACK
HEN
(1)
DA1
(1)
DA0
(1)
HRD
(1)
HWR
(1)
DATA TRANSFER
SELECTED
(1)
OPERATION
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
X
X
0
0
0
0
0
0
1
X
X
X
0
0
0
0
1
1
0
X
X
X
1
0
1
0
1
0
1
X
1
0
0
1
0
1
0
1
0
X
0
1
NO
NO
YES
YES
X
X
X
X
X
X
write COMIN
read SBOUT
write data
read data
RESET sub-CPU
read TSTAT
write HCON
none
write DMA data
read DMA data
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
1
1
EJECT
WAIT
EOP
STEN
DTEN
DRQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7382 | Error correction and host interface IC for CD-ROM ELM |
| SAA7390 | High performance Compact Disc-Recordable CD-R controller |
| SAA7390GP | High performance Compact Disc-Recordable CD-R controller |
| SAA7501WP | ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC |
| SAA7707H | Shaft; Style: 1 - light; Applicable Model: LE-P / LEL-W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7384 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Terrestrial digital sound decoder for conventional intercarrier PLL-IF systems |
| SAA7385 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA |
| SAA7385GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA |
| SAA7388 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM |
| SAA7388GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。