參數(shù)資料
型號： SAA7382GP
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： Error correction and host interface IC for CD-ROM ELM
中文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80
封裝： PLASTIC, QFP-80
文件頁數(shù)： 25/60頁
文件大?。?/td> 226K
代理商： SAA7382GP
1996 Apr 25
25
Philips Semiconductors
Preliminary specification
Error correction and host interface IC for
CD-ROM (ELM)
SAA7382
7.8
Sub-CPU interface
The sub-CPU interface is a 3-wire synchronous serial protocol. The interface uses three signals; SYN is used as a
synchronization signal, SDA is the bidirectional open-collector data signal and SCL is the bit clock.
The start of a command is signalled by a pulse on the SYN input. After this pulse an 8-bit address byte will be sent by
the sub-CPU. The format of this address byte is given in Table 24.
Table 24
Address byte format
BIT
NAME
DESCRIPTION
7
device
select
address
mode
If this bit is clear then the command will be for the SAA7382 otherwise the command is
for another device and the SAA7382 will not respond.
This bit controls the auto-increment function. After every byte has been read from or
written to the SAA7382 the address register is updated so that it is not necessary to
re-send the address to read or write the following byte. The way the address register is
updated is determined by the address mode bit. If the address mode bit is logic 0 then
the address register will increment by 1 if it is currently in the range 1 to 14 or 16 to 30. If
the address register is currently 15 or 31 then it will update to 0, if the address register is
at logic 0 then it will remain at address 0. If the address mode bit is logic 1 then the
address register will update in the following sequences;
6
Read: APCMD/COMIN -> APCMD/COMIN, IFSTAT -> DBCL -> DBCH -> HEAD0 ->
HEAD1 -> HEAD2 -> HEAD3 -> PTL -> PTH -> PTHH -> WAL -> WAH -> WAHH ->
STAT0 -> STAT1 -> STAT2 -> STAT3 -> APCMD/COMIN, ACMD -> ASMAT -> ADCTR
-> ADRSEL -> AINTR -> AFEAT -> APCMD/COMIN.
Write: ADATA/SBOUT -> ADATA/SBOUT, IFCTRL -> DBCL -> DBCH -> DACL ->
DACH -> DACHH -> DTRG -> DTACK -> WAL -> WAH -> WAHH -> CTRL0 -> CTRL1
-> PTL -> PTH -> PTHH -> SUB_L ->SUB_H -> 21 -> INCNF -> MEMS -> ASTAT ->
ITRG -> ADRADR -> ASAMT -> DTCTR -> ADRSEL -> AINTR -> AERR ->
ADATA/SBOUT.
This is the address that is loaded into the address register and determines which register
is accessed.
5
4
3
2
1
0
register
number
R/W
If this bit is set to logic 0 then the sub-CPU will send one or more data bytes after the
address byte. This data will be loaded into the specified registers. If this bit is set to
logic 1 then after sending the address byte the sub-CPU will clock out the contents of
one or more registers.
相關PDF資料
PDF描述
SAA7382 Error correction and host interface IC for CD-ROM ELM
SAA7390 High performance Compact Disc-Recordable CD-R controller
SAA7390GP High performance Compact Disc-Recordable CD-R controller
SAA7501WP ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC
SAA7707H Shaft; Style: 1 - light; Applicable Model: LE-P / LEL-W
相關代理商/技術參數(shù)
參數(shù)描述
SAA7384 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Terrestrial digital sound decoder for conventional intercarrier PLL-IF systems
SAA7385 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA
SAA7385GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM SEQUOIA
SAA7388 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
SAA7388GP 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*