- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372115 > SAA7356HL (NXP SEMICONDUCTORS) 1394 SBP-2 link layer controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7356HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 1394 SBP-2 link layer controller |
| 中文描述： | 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80 |
| 封裝： | PLASTIC, QFP-80 |
| 文件頁(yè)數(shù)： | 21/36頁(yè) |
| 文件大?。?/td> | 157K |
| 代理商： | SAA7356HL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
2000 Nov 17
21
Philips Semiconductors
Preliminary specification
1394 SBP-2 link layer controller
SAA7356HL
DMA
INTERFACE WRITE
/
READ TIMING FOR MASTER MODE
0; note 1; see Fig.11
t
0
t
1
cycle time
DMA_REQ de-assert from DMA_ACK assert
(single word DMA)
DMA_REQ de-assert from DMA_WRITE assert
(multi-word DMA)
DMA_REQ de-assert from DMA_READ assert
(multi-word DMA)
DMA_REQ assert after DMA_ACK de-assert
write data set-up
write data hold
DMA_WRITE active pulse duration
read data stable after DMA_READ active
read data 3-state after DMA_READ inactive
DMA_WRITE active pulse duration
40
30
ns
ns
t
2
30
ns
t
3
30
ns
t
4
t
5
t
6
t
7
t
8
t
9
t
10
DMA
INTERFACE WRITE
/
READ TIMING FOR MASTER MODE
1; note 1; see Fig.12
0
20
0
20
25
20
15
30
ns
ns
ns
ns
ns
ns
ns
t
0
t
1
cycle time
DMA_REQ de-assert from DMA_ACK assert
(single word DMA)
DMA_REQ de-assert from DMA_WRITE assert
(multi-word DMA)
DMA_REQ assert after DMA_ACK de-assert
read data stable after DMA_ACK assert
read data 3-state after DMA_ACK inactive
write data set-up
write data hold
DMA_WRITE active pulse width
DMA_ACK active pulse width
40
30
ns
ns
t
2
30
ns
t
3
t
4
t
5
t
6
t
7
t
8
t
9
DMA
INTERFACE WRITE
/
READ TIMING FOR MASTER MODE
2; note 1; see Fig.13
0
25
20
0
20
20
15
30
ns
ns
ns
ns
ns
ns
ns
t
0
t
1
cycle time
DMA_REQ de-assert from DMA_ACK assert
(single word DMA)
DMA_REQ assert after DMA_ACK de-assert
write data set-up
write data hold
DMA_ACK active pulse duration during data write
read data stable after DMA_ACK assert
read data 3-state after DMA_ACK de-assert
40
30
ns
ns
t
2
t
3
t
4
t
5
t
6
t
7
0
20
0
20
25
15
30
ns
ns
ns
ns
ns
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7360GPB | Analog-to-Digital Converter， 18-Bit |
| SAA7366TD-T | Analog-to-Digital Converter， 18-Bit |
| SAA7360 | Bitstream conversion ADC for digital audio systems |
| SAA7360GP | Bitstream conversion ADC for digital audio systems |
| SAA7366 | Bitstream conversion ADC for digital audio systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7360 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems |
| SAA7360GP | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems |
| SAA7360GPB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Analog-to-Digital Converter， 18-Bit |
| SAA7366 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems |
| SAA7366T | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Bitstream conversion ADC for digital audio systems |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。