
September 1994
23
Philips Semiconductors
Preliminary specification
MPEG Audio Source Decoder
SAA2500
The actions shown in Fig.15 are:
1.
In order for the SAA2500 to keep L3DATA in 3-state,
L3MODE must be kept LOW during the whole period
that reset signal RESET is asserted; meanwhile, no
transfers can be performed (L3CLK stays HIGH).
For a proper initialisation of the L3 interface logic of the
SAA2500, it is mandatory to make L3MODE HIGH and
LOW again after the device reset has been
de-activated. This must be done before any L3
transfer, even to or from other devices than the
SAA2500, is performed. Figure 14 shows that L3CLK
stays HIGH during this step.
Now the first transfer can be performed on the L3 bus.
This transfer must be a operational address (indicated
in Fig.14 by L3MODE = 0), addressing any of the
devices connected to the L3 bus. The first transfer to
2.
3.
the SAA2500 itself must always be either the writing of
a control word or the reading of the SAA2500 status;
the first transfer may never be a data item byte
transfer.
Remark:
any deviation from these steps may result in
illegal L3 protocol behaviour of the SAA2500, even with
the possibility of disturbing transfers to other devices
connected to the L3 bus.
L3
INTERFACE CONTROL
The control of the SAA2500 L3 interface is performed with
one-byte control words. Status polling is not necessary
before writing control bytes. After writing the SAA2500
‘write control’ operational address, one or more control
bytes may be written. Each written control byte overrules
the previously sent control byte.
Table 15
L3 control.
The definitions of the control bytes (CTRL7 to CTRL0) are given in Table 16.
Table 16
Explanation of control bytes
Note
1.
Control bytes of type I initiate the transfer of a data item. The control byte of type C may be used after interrupting a
transfer, in order to write APU coefficients, to return to the interrupted transfer.
7
6
5
4
3
2
1
0
CTRL7
CTRL6
CTRL5
CTRL4
CTRL3
CTRL2
CTRL1
CTRL0
CTRL7 TO CTRL0
DEFINITION
TYPE
(1)
00000000
00000001
00000010
00000011
00000100
00000101
00000110
00000111
00001000 to 11111111
read/write SAA2500 settings item
read decoded frame header item
read used frame header item
read error report item
reserved
read ancillary Data item
write APU coefficients item
continue previous transfer
reserved
I
I
I
I
I
I
I
C
SAA2500
STATUS
The host can check the status of the SAA2500 by reading
the one-byte status word. After writing the SAA2500 ‘read
status’ operational address, the status byte may be read
an arbitrary number of times. If status is read more than
once, it is updated by the SAA2500 between the individual
readings. The status flags of the SAA2500 have the
definition as shown in Table 17.