- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98071 > S6A0032 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 PDF資料下載
參數(shù)資料
| 型號： | S6A0032 |
| 元件分類： | 顯示控制器 |
| 英文描述： | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| 封裝： | DIE-138 |
| 文件頁數(shù)： | 13/39頁 |
| 文件大?。?/td> | 361K |
| 代理商： | S6A0032 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
S6A0032
PRELIMINARY SPEC. VER. 0.5
16 COM / 80 SEG DRIVER & CONTROLLER FOR STN LCD
16
Cursor or Display Shift
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
S/C
R/L
-
Without writing or reading of display data, shift right / left the cursor position or display. This instruction is used to
correct or search display data (refer to table 10). Note that display shift is performed simultaneously in all the line.
When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the
contents of address counter are not changed.
Table 10. Shift Patterns According to S/C and R/L Bits
S/C
R/L
Operation
0
Shift cursor to the left, AC is decreased by 1
0
1
Shift cursor to the right, AC is increased by 1
1
0
Shift all the display to the left, cursor moves according to the display
1
Shift all the display to the right, cursor moves according to the display
Function Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
DL
-
DL: Interface Data Length Control Bit
When DL = "High", it means 8-bit bus mode with MPU.
When DL = "Low", it means 4-bit bus mode with MPU.
When 4-bit bus mode, it needs to transfer 4-bit data by two times.
CGRAM Address Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
0
A3
A2
A1
A0
Set CGRAM address to AC. This instruction makes CGRAM data available from MPU for user defined character
pattern. CGRAM address is from 00h to 0Fh.
DDRAM Address Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
A6
A5
A4
A3
A2
A1
A0
Set DDRAM address to AC. Before writing / reading data into / from the RAM, set the address by RAM Address Set
instruction. Next, when data are written / read in succession, the address is automatically increased by 1 (when I/D
= "High") or decreased by 1 (when I/D = "Low"). The address ranges are 00h to 0Fh (1st line) and 40h to 4Fh (2nd
line).
相關PDF資料 |
PDF描述 |
|---|---|
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
| S80960SA-16 | 32-BIT, 16 MHz, RISC PROCESSOR, PQFP80 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S6A0035 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:53 SEGMENT STATIC DRIVER |
| S6A0065 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:40 CH SEGMENT/COMMON DRIVER FOR DOT MATRIX LCD |
| S6A0065B01-Q08J | 制造商:Samsung Semiconductor 功能描述: |
| S6A0065B01-Q0RJ | 制造商:Samsung Semiconductor 功能描述:N/A - Trays |
| S6A0069 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:40 SEG / 16 COM DRIVER & CONTROLLER FOR DOT MATRIX LCD |
發(fā)布緊急采購，3分鐘左右您將得到回復。