- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98070 > S3P7048-QZ 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP42 PDF資料下載
參數(shù)資料
| 型號： | S3P7048-QZ |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP42 |
| 封裝： | SDIP-42 |
| 文件頁數(shù)： | 33/38頁 |
| 文件大小： | 249K |
| 代理商： | S3P7048-QZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁
PRODUCT OVERVIEW
S3C7044/C7048/P7048
1-4
DATA MEMORY
Overview
The 512 x 4bit data memory has five areas:
32 x 4-bit working register area
224 x 4-bit general-purpose area in bank 0 which is also used as the stack area
256 x 4-bit general-purpose area in bank 1
128 x 4-bit area in bank 15 for memory-mapped I/O addresses
The data memory area is also organized as three memory banks
bank0, bank1, and bank15. You use the
select memory bank instruction (SMB) to select one of the banks as working data memory.
Data stored in RAM location are 1-, 4-, and 8-bit addressable. After a hardware reset, data memory initialization
values must be defined by program code.
Data Memory addressing modes
The enable memory bank (EMB) flag controls the addressing mode for data memory banks 0, 1, or 15. When the
EMB flag is logic zero, only location 00H–7FH of bank 0 and bank 15 can be accessed. When the EMB flag is
set to logic one, all three data memory banks can be accessed based on the current SMB value.
Working registers
The RAM's working register area in data memory bank 0 is also divided into four register banks. Each register
bank has eight 4-bit registers. Paired 4-bit registers are 8-bit addressable.
Register A can be used as a 4-bit accumulator and double register EA as an 8-bit extended accumulator; double
registers WX, WL, and HL are used as address pointers for indirect addressing.
To limit the possibility of data corruption due to incorrect register addressing, it is advisable to use bank 0 for
main programs and banks 1, 2, and 3 for interrupt service routines.
Bit sequential carrier
The bit sequential carrier (BSC) mapped in data memory bank 15 is a 16-bit general register that you can
manipulate using 1-, 4-, and 8-bit RAM control instructions.
Using the BSC register, addresses and bit location can be specified sequentially using 1-bit indirect addressing
instructions. In this way, a program can generate 16-bit data output by moving the bit location sequentially,
incrementing or decrementing the value of the L register. You can also use direct addressing to manipulate data
in the BSC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3P72B9-QA | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3C72B5XX-QA | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3P72G9XX-QX | 4-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PQFP100 |
| S3P72N8-QW | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP80 |
| S3C72N5XX-QW | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3P70F4 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C70F2/C70F4 single-chip CMOS microcontroller has been designed for high-performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3P7235 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7238/C7235 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3P7238 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7238/C7235 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrange |
| S3P7295 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C7295 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrangeable M |
| S3P72B9 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72B5/C72B7/C72B9 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。