- 您現在的位置：買賣IC網 > PDF目錄385795 > S29GL032M10BFIR50 (SPANSION LLC) MirrorBit Flash Family PDF資料下載
參數資料
| 型號： | S29GL032M10BFIR50 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | MirrorBit Flash Family |
| 中文描述： | 2M X 16 FLASH 3V PROM, 100 ns, PBGA48 |
| 封裝： | 8 X 6 MM, LEAD FREE, BGA-48 |
| 文件頁數： | 98/159頁 |
| 文件大?。?/td> | 2217K |
| 代理商： | S29GL032M10BFIR50 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁當前第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
98
S29GLxxxM MirrorBit
TM
Flash Family
S29GLxxxM_00_B3 Octorber 18, 2004
D a t a s h e e t
Factory Locked: SecSi Sector Programmed and Protected At the Factory
In devices with an ESN, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sec-
tor cannot be modified in any way. An ESN Factory Locked device has an 16-byte random ESN at addresses
000000h–000007h. Please contact your sales representative for details on ordering ESN Factory Locked devices.
Customers may opt to have their code programmed by the factory through the Spansion programming service
(Customer Factory Locked). The devices are then shipped from the factory with the SecSi Sector permanently
locked. Contact your sales representative for details on using the Spansion programming service.
Write Protect (WP#)
The Write Protect function provides a hardware method of protecting the first or last sector group without using
V
ID
. Write Protect is one of two functions provided by the WP#/ACC input.
If the system asserts V
IL
on the WP#/ACC pin, the device disables program and erase functions in the first or last
sector group independently of whether those sector groups were protected or unprotected. Note that if WP#/ACC
is at V
IL
when the device is in the standby mode, the maximum input load current is increased. See
Table 22 on
page 83
.
Note: If the system asserts V
IH
on the WP#/ACC pin, the device reverts to whether the first or last sector was
previously set to be protected or unprotected using the method described in “Sector Group Protection and
Unprotection”. Note that WP# has an internal pullup; when unconnected, WP# is at V
IH
.
Hardware Data Protection
The command sequence requirement of unlock cycles for programming or erasing provides data protection
against inadvertent writes (refer to
Table 35 on page 113
and
Table 36 on page 114
for command definitions). In
addition, the following hardware data protection measures prevent accidental erasure or programming, which
might otherwise be caused by spurious system level signals during V
CC
power-up and power-down transitions, or
from system noise.
Low V
CC
Write Inhibit
When V
CC
is less than V
LKO
, the device does not accept any write cycles. This protects data during V
CC
power-up
and power-down. The command register and all internal program/erase circuits are disabled, and the device re-
sets to the read mode. Subsequent writes are ignored until V
CC
is greater than V
LKO
. The system must provide
the proper signals to the control pins to prevent unintentional writes when V
CC
is greater than V
LKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# = V
IL
, CE# = V
IH
or WE# = V
IH
. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a logical one.
Power-Up Write Inhibit
If WE# = CE# = V
IL
and OE# = V
IH
during power up, the device does not accept commands on the rising edge
of WE#. The internal state machine is automatically reset to the read mode on power-up.
相關PDF資料 |
PDF描述 |
|---|---|
| S29GL032M10FBCR50 | MirrorBit Flash Family |
| S29GL064N11FFIV20 | 64 Megabit, 32 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 110 nm MirrorBit Process Technology |
| S29GL064N11BFIV22 | 64 Megabit, 32 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 110 nm MirrorBit Process Technology |
| S29GL064N11BFIV60 | 64 Megabit, 32 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 110 nm MirrorBit Process Technology |
| S29GL064N11BFIV62 | 64 Megabit, 32 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 110 nm MirrorBit Process Technology |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29GL032M10BFIR52 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10BFIR53 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10BFIR60 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10BFIR62 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10BFIR63 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。