- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384894 > S24022S2.7T (Summit Microelectronics, Inc.) Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs PDF資料下載
參數(shù)資料
| 型號： | S24022S2.7T |
| 廠商： | Summit Microelectronics, Inc. |
| 英文描述： | Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| 中文描述： | 精密復位控制器和4K的I2C既復位和復位輸出記憶 |
| 文件頁數(shù)： | 6/14頁 |
| 文件大小： | 164K |
| 代理商： | S24022S2.7T |
6
S24042/S24043
2011 2.1 8/2/00
SUMMIT MICROELECTRONICS, Inc.
FIGURE 7. CURRENT ADDRESS BYTE READ MODE
FIGURE 6. ACKNOWLEDGE POLLING
Acknowledge Polling
When the S24042/43 is performing an internal WRITE
operation, it will ignore any new START conditions. Since
the device will only return an acknowledge after it accepts
the START, the part can be continuously queried until an
acknowledge is issued, indicating that the internal WRITE
cycle is complete.
To poll the device, give it a START condition, followed by
a slave address for a WRITE operation (See Figure 6).
READ OPERATIONS
Read operations are initiated with the R/W bit of the
identification field set to
“
1.
”
There are four different read
options:
1.
2.
3.
4.
Current Address Byte Read
Random Address Byte Read
Current Address Sequential Read
Random Address Sequential Read
Current Address Byte Read
The S24042/43 contains an internal address counter
which maintains the address of the last word accessed,
incremented by one. If the last address accessed (either
a read or write) was to address location n, the next read
operation would access data from address location n+1
and increment the current address pointer. When the
S24042/43 receives the slave address field with the R/W
bit set to
“
1,
”
it issues an acknowledge and transmits the
8-bit word stored at address location n+1.
The current address byte read operation only accesses a
single byte of data. The master does not acknowledge the
transfer, but does generate a stop condition. At this point,
the S24042/43 discontinues data transmission. See Fig-
ure 7 for the address acknowledge and data transfer
sequence.
Issue Start
Internal WRITE Cycle
In Progress;
Begin ACK Polling
Issue Slave
Address and
R/W = 0
ACK
Returned
Next
operation a
WRITE
Issue Byte
Address
Proceed with
WRITE
Issue Stop
Await Next
Command
Issue Stop
No
No
Yes (Internal WRITE Cycle is completed)
Yes
2011 ILL9 1.0
S
T
A
R
T
S
T
O
P
Slave Address
Device
Type
Address
Read/Write
1= Read
SDA Bus Activity
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Master sends Read
request to Slave
Slave sends
Data to Master
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
1
1
1
0
0
1
Lack of ACK (low)
from Master
determines last
data byte to be read
1
Shading Denotes
24042/43
SDA Output Active
X
X
R
W
A
C
K
X
Data Byte
2011 ILL 10 1.0
相關PDF資料 |
PDF描述 |
|---|---|
| S24022SA | Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SAT | Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SB | Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SBT | Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24023S2.7 | Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S24022SA | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SAT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SB | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SBT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24023S2.7 | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。