- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385792 > S24022 (Summit Microelectronics, Inc.) Precision RESET Controller and 2K I2C Memory With Both RESET and RESET Outputs PDF資料下載
參數(shù)資料
| 型號： | S24022 |
| 廠商： | Summit Microelectronics, Inc. |
| 英文描述： | Precision RESET Controller and 2K I2C Memory With Both RESET and RESET Outputs |
| 中文描述： | 精密復位控制器和2K的I2C既復位和復位輸出記憶 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 94K |
| 代理商： | S24022 |
8
S24022/S24023
2010 1.4 5/3/98
Sequential READ
Sequential READs can be initiated as either a current
address READ or random access READ. The first word is
transmitted as with the other byte read modes (current
address byte READ or random address byte READ);
however, the master now responds with an ACKnowledge,
indicating that it requires additional data from the
S24022/23. The S24022/23 continues to output data for
each ACKnowledge received. The master terminates the
sequential READ operation by not responding with an
ACKnowledge, and issues a STOP conditions.
During a sequential read operation, the internal address
counter is automatically incremented with each acknowl-
edge signal. For read operations, all address bits are
incremented, allowing the entire array to be read using a
single read command. After a count of the last memory
address, the address counter will ‘roll-over’ and the
memory will continue to output data. See Figure 9 for the
address, acknowledge and data transfer sequence.
FIGURE 9. SEQUENTIAL READ OPERATION (starting with a Random Address READ)
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
Shading Denotes
24022/23
SDA Output Active
S
T
A
R
T
Word Address
S
T
O
P
A
C
K
Acknowledges from 24022/23
Slave Address
Slave Address
Device
Type
Address
Read/Write
0= Write
Device
Type
Address
SDA Bus
Activity
S
T
A
R
T
Read/Write
1= Read
X
R
W
X
Acknowledge from
Master Receiver
A
C
K
A
C
K
A
C
K
Master sends Read
request to Slave
Master Writes Word
Address to Slave
Master Requests
Data from Slave
Slave sends
Data to Master
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
1 0 1 0
1 0 1 0
1
0
Slave sends
Data to Master
X X
R
W
X
X
Lack of ACK (low)
determines last
data byte to be read
1
Lack of
Acknowledge from
Master Receiver
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Last Data Byte
First Data Byte
2010 ILL 12 1.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25FL001D0FNAI013 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI001 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25XXXH | SCR |
| S2516MH | SCR |
| S29GL032A30FFI012 | 64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S24022S2.7 | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022S2.7T | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SA | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SAT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SB | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。