- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385792 > S24022 (Summit Microelectronics, Inc.) Precision RESET Controller and 2K I2C Memory With Both RESET and RESET Outputs PDF資料下載
參數(shù)資料
| 型號： | S24022 |
| 廠商： | Summit Microelectronics, Inc. |
| 英文描述： | Precision RESET Controller and 2K I2C Memory With Both RESET and RESET Outputs |
| 中文描述： | 精密復(fù)位控制器和2K的I2C既復(fù)位和復(fù)位輸出記憶 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大?。?/td> | 94K |
| 代理商： | S24022 |
S24022/S24023
5
2010 1.4 5/3/98
FIGURE 5. PAGE/BYTE WRITE MODE
WRITE OPERATIONS
The S24022/23 allows two types of write operations: byte
write and page write. The byte write operation writes a
single byte during the nonvolatile write period (t
WR
). The
page write operation allows up to 16 bytes in the same
page to be written during t
WR
.
Byte WRITE
After the slave address is sent (to identify the slave
device, and a read or write operation), a second byte is
transmitted which contains the 8 bit address of any one of
the 256 words in the array.
Upon receipt of the word address, the S24022/23 re-
sponds with an ACKnowledge. After receiving the next
byte of data, it again responds with an ACKnowledge. The
master then terminates the transfer by generating a
STOP condition, at which time the S24022/23 begins the
internal write cycle.
While the internal write cycle is in progress, the S24022/
23 inputs are disabled, and the device will not respond to
any requests from the master. Refer to Figure 5 for the
address, ACKnowledge and data transfer sequence.
Page WRITE
The S24022/23 is capable of a 16-byte page write opera-
tion. It is initiated in the same manner as the byte-write
operation, but instead of terminating the write cycle after
the first data word, the master can transmit up to 15 more
bytes of data. After the receipt of each byte, the S24022/
23 will respond with an ACKnowledge.
The S24022/23 automatically increments the address for
subsequent data words. After the receipt of each word,
the low order address bits are internally incremented by
one. The high order bits of the address byte remain
constant. Should the master transmit more than 16 bytes,
prior to generating the STOP condition, the address
counter will “roll over,” and the previously written data will
be overwritten. As with the byte-write operation, all inputs
are disabled during the internal write cycle. Refer to
Figure 5 for the address, ACKnowledge and data transfer
sequence.
Read/Write Bit
The last bit of the data stream defines the operation to be
performed. When set to “1,” a read operation is selected;
when set to “0,” a write operation is selected.
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
D
7
D
5
D
6
D
4
D
0
D
3
D
2
D
1
S
T
A
R
T
Data Byte n
Data Byte n+15
S
T
O
P
A
C
K
Acknowledges Transmitted from
24022/23 to Master Receiver
Slave Address
Device
Type
Address
Read/Write
0= Write
SDA
Bus
Activity
A
C
K
A
C
K
Master Sends Read
Request to Slave
Master Writes Word
Address to Slave
1 0 1 0
0
Data Byte n+1
A
C
K
Master Writes
Data to Slave
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Shading Denotes
24022/23
SDA Output Active
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Master Writes
Data to Slave
Master Writes
Data to Slave
Acknowledges Transmitted from
24022/23 to Master Receiver
If single byte-write only,
Stop bit issued here.
X X
R
W
A
C
K
X
2010 ILL8 1.2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25FL001D0FNAI013 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI001 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25XXXH | SCR |
| S2516MH | SCR |
| S29GL032A30FFI012 | 64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S24022S2.7 | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022S2.7T | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SA | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SAT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SB | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。