- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382465 > S1D15E06 (愛普生（中國）有限公司) Direct RAM data display by display data RAM PDF資料下載
參數(shù)資料
| 型號： | S1D15E06 |
| 廠商： | 愛普生（中國）有限公司 |
| 英文描述： | Direct RAM data display by display data RAM |
| 中文描述： | RAM數(shù)據(jù)顯示直接由顯示數(shù)據(jù)RAM |
| 文件頁數(shù)： | 60/74頁 |
| 文件大小： | 490K |
| 代理商： | S1D15E06 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
S1D15E06 Series
Rev. 2.1
EPSON
57
(
f
FR
indicates the cycle of rewriting one screen; it does not indicate FR signal cycle.)
[Asterisked references]
*1.
Does not guarantee if there is an abrupt voltage variation during MPU access.
*2.
For V
DD
and V
3
system operating voltage range, see Fig. 9.5.
Applicable when the external power supply is used.
*3.
A0, D0 to D5, D6(SCL), D7(SI), RD(E), WR(R/W), CS1, CS2, CLS, CL, FR, F1, F2, CA, M/S, C86, P/S, DOF,
RES and TEST pins
*4.
D0 to D7, FR, DOF, CL, F1, F2 and CA pins
*5.
A0, RD(E), WR(R/W), CS1, CS2, CLS, M/S, C86, P/S, RES and TEST pins
*6.
Applicable when D0 to D5, D6(SCL), D7(S1), CL, FR, DOF, F1, F2 and CA pins have a high impedance.
*7.
Indicates the resistance when 0.1V voltage is applied between the output pin SEGn or COMn and each power
supply (V
2
, V
1
, V
C
, MV
1
, MV
2
).
R
ON
=0.1V/
I (where
I denotes current when 0.1V is applied when power is on).
*8.
For the relationship between oscillation frequency and frame frequency, see Table 9.8. The standard values of
the external input item are recommended ones.
*9.
The V
C
voltage regulating circuit should be adjusted within the electronic volume operation range.
*10.
Indicates the current consumed by a single IC when display is on. Use the electronic volume for voltage
regulation. Also use the internal oscillator circuit. The current due to LCD panel capacity and wiring capacity
is not included. Applicable when there is access from the MPU.
Relationship between oscillation frequency f
OSC
, display clock frequency f
CL
and liquid crystal frame f
FR
Table 9.8
Item
f
CL
Display mode
Binary display
4 gray-scale
Binary display
4 gray-scale
f
FR
Built-in oscillator
circuit used
Built-in oscillator circuit
not used
See p. 24
(f
CL
×
DUTY)/4
(f
CL
×
DUTY)/8
(f
CL
×
DUTY)/4
(f
CL
×
DUTY)/8
External input (f
CL
)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1D15E06D01B000 | Direct RAM data display by display data RAM |
| S1D15E06D01E000 | Direct RAM data display by display data RAM |
| S1D15E06D03B000 | Direct RAM data display by display data RAM |
| S1D15E06D03E000 | Direct RAM data display by display data RAM |
| S1D15E06T00A00A | Direct RAM data display by display data RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1D15E06D01B000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06D01E000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06D03B000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06D03E000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06T00A00A | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。