- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382465 > S1D15E06 (愛普生（中國）有限公司) Direct RAM data display by display data RAM PDF資料下載
參數(shù)資料
| 型號： | S1D15E06 |
| 廠商： | 愛普生（中國）有限公司 |
| 英文描述： | Direct RAM data display by display data RAM |
| 中文描述： | RAM數(shù)據(jù)顯示直接由顯示數(shù)據(jù)RAM |
| 文件頁數(shù)： | 11/74頁 |
| 文件大小： | 490K |
| 代理商： | S1D15E06 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
S1D15E06 Series
8
EPSON
Rev. 2.1
P/S
HIGH
LOW
Data/Command
A0
A0
Data
D0 to D7
SI (D7)
Read/Write Serial clock
RD, WR
Write only
SCL (D6)
5.3 System Bus Connection Pin
Pin name
I/O
Description
Number of
pins
8
D7 to D0
I/O
Connects to the 8-bit or 16-bit MPU data bus via the 8-bit
bi-directional data bus.
When the serial interface is selected (P/S = LOW), D7 serves as the
serial data input (SI) and D6 serves as the serial clock input (SCL),
In this case, D0 through D5 go to a high impedance state. When the
Chip select is inactive, D0 through D7 go to a high impedance state.
Normally, the least significant bit MPU address bus is connected
to distinguish between data and command.
A0 =
HIGH : indicates that D0 to D7 are display data or command parameters.
A0 = LOW : indicates that D0 to D7 are control commands.
When the RES is LOW, initialization is achieved.
Resetting operation is done on the level of the RES signal.
A chip select signal. When CS1 = LOW and CS2 = HIGH, signals
are active, and data/command input/output are enabled.
When the 80 series MPU is connected.
A pin for connection of the RD signal of the 80 series MPU.
When this signal is LOW, the data bus of the S1D15E06 series
is in the output state.
When the 68 series MPU is connected.
Serves as a 68 series MPU enable clock input pin.
When the 80 series MPU is connected.
A pin for connection of the WR signal of the 80 series MPU.
Signals on the data bus are latched at the leading edge of the
WR signal.
Serves as a read/write control signal input pin when the 68 series
MPU is connected.
R/W = HIGH : Read
R/W = LOW : Write
A MPU interface switching pin.
C86 = HIGH : 68 series MPU interface
C86 = LOW : 80 series MPU interface
Parallel data input/serial data input select pin
P/S = HIGH : Parallel data input
P/S = LOW : Serial data input
The following Table shows the summary:
(SI)
(SCL)
A0
I
1
RES
I
1
CS1
CS2
RD
(E)
I
2
I
1
WR
(R/W)
I
1
C86
I
1
P/S
I
1
When P/S = LOW, D0 to D5 are high impedance.
D0 to D5 can be HIGH, LOW or open.
RD(E) and WR(R/W) are locked to HIGH or LOW.
The serial data input does not allow the RAM display data to be read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1D15E06D01B000 | Direct RAM data display by display data RAM |
| S1D15E06D01E000 | Direct RAM data display by display data RAM |
| S1D15E06D03B000 | Direct RAM data display by display data RAM |
| S1D15E06D03E000 | Direct RAM data display by display data RAM |
| S1D15E06T00A00A | Direct RAM data display by display data RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1D15E06D01B000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06D01E000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06D03B000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06D03E000 | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
| S1D15E06T00A00A | 制造商:EPSON 制造商全稱:EPSON 功能描述:Direct RAM data display by display data RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。