
S1C88348/317/316/308 TECHNICAL HARDWARE
EPSON
I-69
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (Output Ports)
s Special output control
LCCLK: 00FF10HD4
Controls the CL (LCD synchronous) signal output.
When "1" is written: CL signal output
When "0" is written: HIGH level (DC) output
Reading:
Valid
LCCLK is the output control register for CL signal.
When "1" is set, the CL signal is output from the
output port terminal R25 and when "0" is set, HIGH
(VDD) level is output. At this time, "1" must always
be set for the data register R25D.
At initial reset, LCCLK is set to "0" (HIGH level
output).
LCFRM: 00FF10HD3
Controls the FR (LCD frame) signal output.
When "1" is written: FR signal output
When "0" is written: HIGH level (DC) output
Reading:
Valid
LCFRM is the output control register for FR signal.
When "1" is set, the FR signal is output from the
output port terminal R26 and when "0" is set, HIGH
(VDD) level is output. At this time, "1" must always
be set for the data register R26D.
At initial reset, LCFRM is set to "0" (HIGH level
output).
PTOUT: 00FF30HD2
Controls the TOUT (programmable timer output
clock) signal output.
When "1" is written: TOUT signal output
When "0" is written: HIGH level (DC) output
Reading:
Valid
PTOUT is the output control register for TOUT
signal. When "1" is set, the TOUT signal is output
from the output port terminal R27 and when "0" is
set, HIGH (VDD) level is output. At this time, "1"
must always be set for the data register R27D.
At initial reset, PTOUT is set to "0" (HIGH level
output).
FOUTON: 00FF40HD3
Controls the FOUT (fOSC1/fOSC3 dividing clock)
signal output.
When "1" is written: FOUT signal output
When "0" is written: HIGH level (DC) output
Reading:
Valid
FOUTON is the output control register for FOUT
signal. When "1" is set, the FOUT signal is output
from the output port terminal R34 and when "0" is
set, HIGH (VDD) level is output. At this time, "1"
must always be set for the data register R34D.
At initial reset, FOUTON is set to "0" (HIGH level
output).
FOUT0, FOUT1, FOUT2: 00FF40HD4, D5, D6
FOUT signal frequency is set as shown in Table
5.6.6.2.
Table 5.6.6.2 FOUT frequency settings
At initial reset, this register is set to "0" (fOSC1/1).
BZON: 00FF44HD0
Controls the BZ (buzzer) signal output.
When "1" is written: BZ signal output
When "0" is written: LOW level (DC) output
Reading:
Valid
BZON is the output control register for BZ signal.
When "1" is set, the BZ signal is output from the
output port terminal R50 and when "0" is set, LOW
(VSS) level is output. At this time, "0" must always
be set for the data register R50D.
At initial reset, BZON is set to "0" (LOW level
output).
FOUT2
FOUT frequency
0
1
fOSC1 / 1
fOSC1 / 2
fOSC1 / 4
fOSC1 / 8
fOSC3 / 1
fOSC3 / 2
fOSC3 / 4
fOSC3 / 8
FOUT1
0
1
0
1
FOUT0
0
1
0
1
0
1
0
1
fOSC1:
fOSC3:
OSC1 oscillation frequency
OSC3 oscillation frequency