- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384892 > RV5C386A (RICOH COMPANY LTD) I2C-bus Real-Time Clock ICs with Voltage Monitoring Function PDF資料下載
參數(shù)資料
| 型號： | RV5C386A |
| 廠商： | RICOH COMPANY LTD |
| 元件分類： | XO, clock |
| 英文描述： | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| 中文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO10 |
| 封裝： | 4 X 2.90 MM, 1.20 MM HEIGHT, SSOP-10 |
| 文件頁數(shù)： | 20/42頁 |
| 文件大?。?/td> | 362K |
| 代理商： | RV5C386A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
RV5C386A PRELIMINARY
12345
- 20 -
transmission has completed. The slave side (transmission side) continues to release the SDA pin so that
the master will be able to generate Stop Condition, after falling edge of the SCL 9bit of clock pulses.
SCL
from the master
SDA from
the transmission side
SDA from
the receiving side
1
2
8
9
Acknowledge
signal
Start
Condition
(3) Data Transmission Format in I
2
C-Bus
I
2
C-Bus has no chip enable signal line. In place of it, each device has a 7bit Slave Address allocated. The
first 1byte is allocated to this 7bit address and to the command (R/W) for which data transmission direction is
designated by the data transmission thereafter. 7bit address is sequentially transmitted from the MSB and 2
and after bytes are read, when 8bit is “H” and when write “L”.
The Slave Address of the RV5C386A is specified at (0110010).
At the end of data transmission / receiving, Stop Condition is generated to complete transmission. However,
if start condition is generated without generating Stop Condition, Repeated Start Condition is met and
transmission / receiving data may be continue by setting the Slave Address again. Use this procedure when
the transmission direction needs to be change during one transmission.
S
A
A
Data
/A P
Data is written to the slave
from the master
S
0
A
Slave Address
Data
A
A P
When data is read from the
slave immediately after 7bit
addressing from the master
Master to slave
Slave to master
Sr
Repeated Start Condition
P
Stop Condition
A
A
/AAcknowledge Signal
R/W=1(Read)
(0110010)
Inform read has been completed by not generate
an acknowledge signal to the slave side.
Data
R/W=0(Write)
(0110010)
When
direction is to be changed
during transmission.
the
transmission
Sr
1
0
A
A
R/W=0(Write)
A
Data
R/W=1(Read)
(0110010)
S
1
A
/A P
Inform read has been completed by not generate
an acknowledge signal to the slave side.
Data
S
Start Condition
(0110010)
Slave Address
Salve Address
Slave Address
Data
Data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RV5C386A-E2 | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C387A | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C387A-E2 | I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5VE001A | CRYSTAL 20.0 MHZ 20PF |
| RV5VE001C-E1 | MULTI-POWER SUPPLY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RV5C386A_03 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC WITH VOLTAGE MONITORING FUNCTION |
| RV5C386A-E2 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C387A | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C-bus Real-Time Clock ICs with Voltage Monitoring Function |
| RV5C387A_03 | 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC WITH VOLTAGE MONITORING FUNCTION |
| RV5C387AE2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。