- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385788 > RTL8201CP-VD-LF (Electronic Theatre Controls, Inc.) SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) PDF資料下載
參數(shù)資料
| 型號： | RTL8201CP-VD-LF |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| 中文描述： | SINGLE-CHIP/SINGLE-PORT個10/100M快速以太網(wǎng)PHYCEIVER（自動交叉） |
| 文件頁數(shù)： | 13/38頁 |
| 文件大?。?/td> | 512K |
| 代理商： | RTL8201CP-VD-LF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
RTL8201CP
Datasheet
Single-Chip/Port 10/100 Fast Ethernet PHYceiver
8
Track ID: JATR-1076-21 Rev. 1.21
6. Register Descriptions
This section describes the functions and usage of the registers available in the RTL8201CP.
In this section the following abbreviations are used:
RO: Read Only
RW: Read/Write
6.1. Register 0 Basic Mode Control Register
Table 9. Register 0 Basic Mode Control Register
Description
This bit sets the status and control registers of the PHY in a default
state. This bit is self-clearing.
1: Software reset
0: Normal operation
This bit enables loopback of transmit data nibbles TXD3:0 to the
receive data path.
1: Enable loopback
0: Normal operation
This bit sets the network speed.
1: 100Mbps
0: 10Mbps
After completing auto negotiation, this bit will reflect the Speed status.
1: 100Base-T
0: 10Base-T)
When 100Base-FX mode is enabled, this bit=1 and is read only.
This bit enables/disables the NWay auto-negotiation function.
1: Enable auto-negotiation; bits 0:13 and 0:8 will be ignored.
0: Disable auto-negotiation; bits 0:13 and 0:8 will determine the link
speed and the data transfer mode, respectively.
When 100Base-FX mode is enabled, this bit=0 and is read only.
Power Down This bit turns down the power of the PHY chip, including the internal
crystal oscillator circuit. The MDC, MDIO is still alive for accessing
the MAC.
1: Power down
0: Normal operation
Reserved
Restart Auto
Negotiation
1: Re-start auto-negotiation
0: Normal operation
Duplex
Mode
(bit 0:12=0).
1: Full duplex
0: Half duplex
After completing auto-negotiation, this bit will reflect the duplex status.
1: Full duplex
0: Half duplex
Reserved
Address
0:15
Name
Reset
Mode
RW
Default
0
0:14
Loopback
RW
0
0:13
Spd_Set
RW
0
0:12
Auto
Negotiation
Enable
RW
1
0:11
RW
0
0:10
0:9
This bits allows the NWay auto-negotiation function to be reset.
RW
0
0:8
This bit sets the duplex mode if auto-negotiation is disabled
RW
0
0:7:0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RT | ECONOLINE - DC/DC - CONVERTER |
| S101032SS02BE | Slide Switches |
| S101031SS02B | Slide Switches |
| S101031SS02BE | Slide Switches |
| S101031SS02DB | Slide Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8201CP電路圖-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-1 |
| RTL8201CP電路圖-3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8201CP電路圖-3 |
| RTL8201EL | 制造商:Realtek Semiconductor 功能描述:IC,LAN TRANSCEIVER,SINGLE,CMOS,QFP,48PIN,PLASTIC |
| RTL8201F | 制造商:Realtek 功能描述:10/100 PHY recevier |
| RTL8201L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Layout guide |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。