參數(shù)資料
型號(hào): RS5C321B
廠商: RICOH COMPANY LTD
元件分類: XO, clock
英文描述: ULTRA-COMPACT SERIAL REAL-TIME CLOCK ICs WITH 32.768kHz
中文描述: 0 TIMER(S), REAL TIME CLOCK, PDSO8
封裝: 0.65 MM PITCH, SSOP-8
文件頁(yè)數(shù): 19/33頁(yè)
文件大?。?/td> 252K
代理商: RS5C321B
RS5C321A/B
15
3. Read Data (For the RS5C321B)
The real-time clock becomes accessible by switching the CE pin from the low level to high level to enable inter-
facing with the CPU and then inputting setting data (control bits and address bits) to the SIO pin in synchronization
with shift clock pulses from the SCLK pin. The input data are registered in synchronization with the rising edge of
the SCLK. When the data is read, the read cycle shall be set by control bits then registered data can be read out
from SIO pin in synchronization with the falling edge of the SCLK.
Control bits
R/W: Establishes the read mode when set to 1, and the write mode when set to 0.
AD: Writes succeeding addressing bits (A3-A0) to the address register when set to 1 with the
DT bit set to 0 and performs no such write operation in any other case.
DT: Writes data bits to counter or register specified by the address register set just before
when set to 1 with the R/W and AD bits set equally to 0 and performs no such write oper-
ation in any other case.
A3-A0: Inputs the bits MSB to LSB in the address table describing the functions.
Address bits
3.1 Read Cycle Flow
1. The CE pin is switched from “L” to “H”.
2. Four control bits (with the first bit ignored) and four read address bits are input from the SIO pin. At this time,
control bits R/W and AD are set equally to 1 while a control bit DT is set to 0. (see the SCLK 1A-8A)
3. The SIO pin enters the output mode at the falling edge of the shift clock pulse 2B from the SCLK pin while the
four read bits (MSB
LSB) at designated addresses are output at the falling edge of the shift clock pulse 5B.
(see the figure below)
4. Then, the SIO pin returns to the input mode at the falling edge of the shift clock pulse 1C. Afterwards control
bits and address bits are input at the shift clock pulses 1C in the same manner as at the shift clock pulse 1A.
5. At the end of read cycle, the CE pin is switched from “H” to “L” (after
t
CEH
from the rising edge of the eighth
shift clock pulse from the SCLK pin). Following on read cycle, write operation can be performed by setting con-
trol bits in the write mode at the shift clock pulse 1C and later with the CE pin held at “H”.
1A
2A
3A
4A
5A
6A
7A
8A
1B
2B
3B
4B
5B
6B
7B
8B
1C
2C
3C
R/W
AD
DT
A3
A2
A1
A0
D3
D2
D1
D0
R/W
AD
*
*
CE
SCLK
Input to
SIO pin
Output
from SIO
pin
Writing to shift
register
Writing to address
register
Setting of
control bits
Control bits
Address bits
(Hiz)
(Hiz)
(Hiz)
Read data
(Internal processing)
Shifting data
Setting of SIO
pin in input
mode
Setting of SIO
pin in output
mode
*
)
In the above figure, the “
” mark indicates arbitrary data; the “–” mark indicates unknown data.
The “ ” mark indicates data which are available when the SIO pin is held at “H”, “L”, or Hiz level.
The diagonally shaded area of the CE and the SCLK pins indicate “H” or “L”.
相關(guān)PDF資料
PDF描述
RS5C338A-E2 DIODE ZENER SINGLE 500mW 2.4Vz 0.05mA-Izt 0.05 2uA-Ir 1 SOD-123 3K/REEL
RS5C338A 3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RS5C348A-E2 Real-Time Clock
RS5C348B-E2 Real-Time Clock
RT1710B6 LVDS & LVPECL FPGA Terminator RoHS Compliant Parts Available
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RS5C338A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RS5C338A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:3-WIRE SERIAL INTERFACE REAL-TIME CLOCK ICs WITH VOLTAGE MONITORING FUNCTION
RS5C348A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE
RS5C348A-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:Real-Time Clock
RS5C348B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-WIRE SERIAL INTERFACE