參數(shù)資料
型號(hào)： RS5C316
廠商： Ricoh Co., Ltd.
英文描述： MINIATURE POWER RELAY
中文描述： 超緊湊報(bào)警串行實(shí)時(shí)時(shí)鐘IC
文件頁(yè)數(shù)： 13/38頁(yè)
文件大?。?/td> 288K
代理商： RS5C316
RS5C316A/B
9
2.1-2 (BSY)
When the BSY bit is 1, the clock and calendar counter are being updated. Consequently, write operation should
be performed for the counters when the BSY bit is 0. Meanwhile, read operation is normally performed for the
counters when the BSY bit is 0, but can be performed without checking the BSY bit as long as appropriate software
is provided for preventing read errors. (Refer to 13. Typical Software-based Operations.) The BSY bit is set to 1 in
the following three cases:
2.1-3 (WTEN)
The WTEN bit should be set to 0 to check that the BSY bit is 0 when performing read and write operations for
the clock and calendar counters. For read operation, the WTEN bit may be left as 1 without checking the BSY bit as
long as appropriate measures such as read repetition are provided for preventing read errors. The WTEN bit
should be set to 1 after completing read and write operations, or will automatically be set to 1 by switching the CE
pin to the low level. If 1-second digit carry occurs when the WTEN bit is 0, a second digit increment by 1 occurs
when the WTEN bit is set to 1. There may be a possibility causing a time delay when it takes 1/1024 second or
more to set WTEN bit from 0 to 1, Read data in state of WTEN=1 in such a case. (Refer to the item 13.3)
2.1-4 (XSTP)
The XSTP bit senses the oscillator halt. When the CE pin is held at the low level, the XSTP bit is set to 1 once
the crystal oscillator is stopped after initial power-on or supply voltage drop and left to be 1 after it is restarted.
When the CE pin is held at the high level, the XSTP bit is left as it was when the CE pin was held at the low level
without checking oscillation stop. As such, the XSTP bit can be used to validate clock and calendar count data after
power-on or supply voltage drop. The XSTP bit is set to 0 when any data is written to the control register 1 (at Eh)
with ordinary oscillation.
2.1-5 (ALFG)
The ALFG bit can be set to 1 when the ALE bit set to 1 with alarm interruption (INTR=L).
MAX.122.1
μ
s
Setting of the
ADJ bit to 1
Completion of second
digit adjustment
(I) Adjustment of second digits
by
±
30 second
(II) Second digits increment by 1
(Subject to 1-sec digit carry when
the WTEN bit is switched from 0 to 1)
(III) Ordinary 1-sec digit carry
MAX.91.6
μ
s
Setting of the
WTEN bit to 1
End of second digit
increment by 1
91.6
μ
s
End of second digit carry pulse
Matched alarm
register
Matched alarm
register
ALFG is written to 0
Matched alarm
register
ALFG
INTR
相關(guān)PDF資料
PDF描述
RS5C316A ULTRA-COMPACT SERIAL ALARM REAL-TIME CLOCK ICs
RS5C316B ULTRA-COMPACT SERIAL ALARM REAL-TIME CLOCK ICs
RS5C317A ULTRA-COMPACT HIGH PERFORMANCE SERIAL REAL-TIME CLOCK ICs
RS5C317B ULTRA-COMPACT HIGH PERFORMANCE SERIAL REAL-TIME CLOCK ICs
RS5C321A ULTRA-COMPACT SERIAL REAL-TIME CLOCK ICs WITH 32.768kHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RS5C316A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:ULTRA-COMPACT SERIAL ALARM REAL-TIME CLOCK ICs
RS5C316A/B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:real-time clock ICs
RS5C316B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:ULTRA-COMPACT SERIAL ALARM REAL-TIME CLOCK ICs
RS5C317A 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:ULTRA-COMPACT HIGH PERFORMANCE SERIAL REAL-TIME CLOCK ICs
RS5C317A/B 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:real-time clock ICs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*