- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297235 > RD-19230FG-203 (DATA DEVICE CORP) SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | RD-19230FG-203 |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 位置變換器 |
| 英文描述： | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP64 |
| 封裝： | 0.520 X 0.520 INCH, GREEN, PLASTIC, QFP-64 |
| 文件頁數(shù)： | 20/23頁 |
| 文件大小： | 476K |
| 代理商： | RD-19230FG-203 |
6
Data Device Corporation
www.ddc-web.com
RD-19230
W-05/08-0
TRANSFER FUNCTION AND BODE PLOT
The dynamic performance of the converter can be determined
from its Transfer Function Block Diagrams and Bode Plots (open
and closed loop). These are shown in FIGURES 2, 3, and 4.
The open loop transfer function is as follows:
where A is the gain coefficient and A2=A1A2
and B is the frequency of lead compensation.
The components of gain coefficient are error gradient, integrator
gain, and VCO gain. These can be broken down as follows:
RV, RB, and CBW are selected by the user to set velocity scaling
and bandwidth.
GENERAL SETUP CONDITIONS
(Note: For detailed application and technical information see the RD/RDC convert-
er applications manual which is available for download from the DDC web site at
www-ddc-web.com.)
- Error Gradient = 0.011 volts per LSB (CT + Error Amp + Demod
with 2 Vrms input)
- Integrator Gain =
volts per second per volt
- VCO Gain =
LSBs per second per volt
where: Cs = 10 pF
Fs = 67 kHz when R CLK = 30 k
Ω
CVCO = 50 pF
Cs Fs
1.1 CBW
1
1.25 RV CVCO
2
S
A
+1
(
)
B
2
S
+1
(
)
10B
Open Loop Transfer Function =
DDC has external component selection software which consid-
ers all the criteria below. In a simple fashion, it asks the key sys-
tem parameters (carrier frequency, resolution, bandwidth, and
tracking rate) needed to derive the external component values.
The following recommendations should be considered when
installing the RD-19230 R/D converter:
1) In setting the bandwidth (BW) and Tracking Rate (TR) (select-
ing five external components), the system requirements need
to be considered. For the greatest noise immunity, select the
minimum BW and TR the system will allow. Selecting a fBW
that is too low relative to the maximum application tracking
rate can create a spin-around condition in which the convert-
er never settles. The relationship to insure against this condi-
tion is detailed in TABLE 2. Verify your system does not
exceed this parts dynamic specs RATIO = RPS/BW. Perform
this calculation and verify the ratio does not exceed TABLE 2.
2) +5 and -5V Operation.
Power supplies are ±5 VDC. For lowest noise performance it
is recommended that a 0.1 F or larger cap be connected
from each supply to ground near the converter package.
When using +5V and -5V supplies to power the converter,
pins 23, 24, 26 and 27 must be no connection. Connect the
two VDD pins together to +5 VDC. Connect the two VSS pins
together to -5 VDC.
TABLE 2. TRACKING / BW RELATIONSHIP
RPS (MAX)/BW
RESOLUTION
1
10
0.50
12
0.25
14
0.125
16
-12
db/oct
BA
2A
-6 db/oct
10B
ω (rad/sec)
2A
2 2 A
ω (rad/sec)
f
= BW (Hz) =
BW
2 A
π
CLOSED LOOP
(B = A/2)
GAIN = 0.4
GAIN = 4
(CRITICALLY DAMPED)
OPEN LOOP
FIGURE 4. BODE PLOTS
Using the -5V Inverter will eliminate the need for a -5 V sup-
ply. Refer to FIGURE 5 for the necessary connections. When
using the built-in -5 V inverter, the maximum tracking rate
should be scaled for a full-scale velocity output of 3.5 V max.
Notes:
Use of the -5 V inverter is not recommended for applications that require the highest BW
and Tracking Rates.
When using the RD-19230FX with the -5V inverter, the negative velocity output voltage
should be limited to -3.5 Volts. When performing tracking rate calculations this must be
taken into consideration.
Pins 27, 58, & 33 are connected together to +5 VDC.
Pins 16, 17 and 23 are connected together.
The 47F caps are for noise rejection and 10F caps may be used if the power supply
lines are clean (minimum noise).
3) There are two internal ground planes to reduce noise to the
analog input due to digital ground currents. The resolver
inputs and velocity output are referenced to AGND. The digital
inputs and outputs are referenced to GND. The AGND and
GND pins must be tied together as close to the package as
possible, or unstable results may occur.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RD-19230FX-202T | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP64 |
| RD-19240LG200T | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQCC64 |
| RD-19240FSA00T | SYNCHRO OR RESOLVER TO DIGITAL CONVERTER, PQFP52 |
| RD10MWB | 10 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| RD15MWB | 15 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RD-19230FX-202 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter |
| RD-19230FX-202T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter |
| RD-19230FX-203 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter |
| RD-19230FX-203T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RESOLVER-TO-DIGITAL CONVERTER |
| RD-19230FX-302 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。