
PRODUCT SPECIFICATION
RC7102
7
Z
0
AC Output Impedance
30
ohm
Average value during switching transition. Used for
determining series termination value.
IOAPIC Clock Output (Lump Capacitance Test Load = 20pF)
CPU = 66.6/
100MHz
Min.
Typ. Max.
14.3818
1
1
45
Units
MHz
V/ns
V/ns
%
ms
Parameter
f
t
R
t
F
t
D
f
ST
Test Condition/Comments
Frequency generated by crystal oscillator.
Measured from 0.4V to 2.0V.
Measured from 2.0V to 0.4V.
Measured on rising and falling edge at 1.25V.
Assumes full supply voltage reached within 1ms
from power-up.
Frequency, Actual
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization
from Power-up
(cold start)
AC Output Impedance
4
4
55
1.5
Z
0
15
ohm
Average value during switching transition. Used for
determining series termination value.
REF0:1 Clock Output (Lump Capacitance Test Load = 20pF)
CPU = 66.6/
100MHz
Min.
Typ. Max.
14.3818
0.5
0.5
45%
Units
MHz
V/ns
V/ns
%
ms
Parameter
f
t
R
t
F
t
D
f
ST
Test Condition/Comments
Frequency generated by crystal oscillator.
Measured from 0.4V to 2.4V.
Measured from 2.4V to 0.4V.
Measured on rising and falling edge at 1.5V.
Assumes full supply voltage reached within 1ms
from power-up.
Frequency, Actual
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Frequency Stabilization
from Power-up
(cold start)
AC Output Impedance
2
2
55
3
Z
0
40
ohm
Average value during switching transition. Used for
determining series termination value.
48MHz Clock Output (Lump Capacitance Test Load = 20pF)
CPU = 66.6MHz
Min.
Typ. Max.
48.008
+167
57/17
0.5
0.5
Units
MHz
ppm
Parameter
f
f
D
m/n
t
R
t
F
Test Condition/Comments
Determined by PLL divider ratio (see n/m below).
(48.008 – 48)/48
(14.31818MHz x 57/17 = 48.008MHz)
Measured from 0.4V to 2.4V.
Measured from 2.4V to 0.4V.
Frequency, Actual
Deviation from 48MHz
PLL Ratio
Output Rise Edge Rate
Output Fall Edge Rate
2
2
V/ns
V/ns
t
D
Duty Cycle
45%
55
%
Measured on rising and falling edge at 1.5V.
PCI Clock Outputs, PCI_F and PCI_1:5 (Lump Capacitance Test Load = 30pF)
(continued)
CPU = 66.6/
100MHz
Min.
Typ. Max.
Units
Parameter
Test Condition/Comments