參數(shù)資料
型號(hào): R2043K-E2
廠商: RICOH COMPANY LTD
元件分類: XO, clock
英文描述: 4-wire Serial Interface
中文描述: REAL TIME CLOCK, QCC12
封裝: 2 X 2 MM, 1 MM HEIGHT, FFP-12
文件頁數(shù): 13/48頁
文件大?。?/td> 458K
代理商: R2043K-E2
R2043K/T
12345
Rev.2.05 - 13 -
(5) CT2, CT1, and CT0
CT2
Periodic Interrupt Selection Bits
Description
CT0
Wave
mode
0
-
1
-
0
Pulse Mode
*1)
1
Pulse Mode
*1)
0
Level Mode
*2)
1
Level Mode
*2)
0
Level Mode
*2)
1
Level Mode
*2)
CT1
form
Interrupt Cycle and Falling Timing
0
0
0
0
0
1
OFF(H)
Fixed at “L”
2Hz (Duty50%)
(Default)
0
1
1Hz (Duty50%)
1
0
Once per 1 second (Synchronized with
second counter increment)
Once per 1 minute (at 00 seconds of
every minute)
Once per hour (at 00 minutes and 00
seconds of every hour)
Once per month (at 00 hours, 00
minutes,
and 00 seconds of first day of every
month)
1
0
1
1
1
1
* 1) Pulse Mode: 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the
second counter as illustrated in the timing chart below.
/INTR Pin
Rewriting of the second counter
CTFG Bit
Approx. 92
μ
s
(Increment of second counter)
In the pulse mode, the increment of the second counter is delayed by approximately 92
μ
s from the
falling edge of clock pulses. Consequently, time readings immediately after the falling edge of clock
pulses may appear to lag behind the time counts of the real-time clocks by approximately 1 second.
Rewriting the second counter will reset the other time counters of less than 1 second, driving the
/INTR pin low.
* 2) Level Mode: Periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1
minute, 1 hour, and 1 month. The increment of the second counter is synchronized with the falling
edge of periodic interrupt signals. For example, periodic interrupt signals with an interrupt cycle
setting of 1 second are output in synchronization with the increment of the second counter as
illustrated in the timing chart below.
CTFG Bit
Setting CTFG bit to 0
/INTR Pin
(Increment of
second counter)
(Increment of
second counter)
(Increment of
second counter)
Setting CTFG bit to 0
*1), *2) When the oscillation adjustment circuit is used, the interrupt cycle will fluctuate once per 20sec. or
60sec. as follows:
Pulse Mode: The “L” period of output pulses will increment or decrement by a maximum of
±
3.784 ms. For
example, 1-Hz clock pulses will have a duty cycle of 50
±
0.3784%.
Level Mode: A periodic interrupt cycle of 1 second will increment or decrement by a maximum of
±
3.784 ms.
相關(guān)PDF資料
PDF描述
R3111Q181B LOW VOLTAGE DETECTOR
R3111Q191A LOW VOLTAGE DETECTOR
R3111Q191B LOW VOLTAGE DETECTOR
R3111Q191C LOW VOLTAGE DETECTOR
R3111Q201A LOW VOLTAGE DETECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R2043T 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface
R2043T-E2 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface
R20440 制造商:Microsemi Corporation 功能描述:STD RECOVERY RECTFR 400V 12A 2PIN DO-4 - Bulk
R2045D 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface Real Time Clock Module
R2045S 制造商:RICOH 制造商全稱:RICOH electronics devices division 功能描述:4-wire Serial Interface Real Time Clock Module