- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224993 > R1LV0416CBG-5SI 256K X 16 STANDARD SRAM, 55 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號(hào)： | R1LV0416CBG-5SI |
| 元件分類： | SRAM |
| 英文描述： | 256K X 16 STANDARD SRAM, 55 ns, PBGA48 |
| 封裝： | 0.75 MM PITCH, CSP-48 |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大?。?/td> | 128K |
| 代理商： | R1LV0416CBG-5SI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
R1LV0416CBG-I Series
Rev.1.00, Jun.17.2005, page 7 of 14
Write Cycle
R1LV0416CBG-I
-5SI
-7LI
Parameter
Symbol
Min
Max
Min
Max
Unit
Notes
Write cycle time
tWC
55
70
ns
Address valid to end of write
tAW
50
60
ns
Chip selection to end of write
tCW
50
60
ns
5
Write pulse width
tWP
40
50
ns
4
LB#, UB# valid to end of write
tBW
50
55
ns
Address setup time
tAS
0
0
ns
6
Write recovery time
tWR
0
0
ns
7
Data to write time overlap
tDW
25
30
ns
Data hold from write time
tDH
0
0
ns
Output active from end of write
tOW
5
5
ns
2
Output disable to output in high-Z
tOHZ
0
20
0
25
ns
1, 2, 3
Write to output in high-Z
tWHZ
0
20
0
25
ns
1, 2
Notes: 1. tCHZ, tOHZ, tWHZ and tBHZ are defined as the time at which the outputs achieve the open circuit conditions and
are not referred to output voltage levels.
2. This parameter is sampled and not 100% tested.
3. At any given temperature and voltage condition, tHZ max is less than tLZ min both for a given device and from
device to device.
4. A write occures during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A
write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going
low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low, WE#
going high and LB# going high or UB# going high. tWP is measured from the beginning of write to the end of
write.
5. tCW is measured from the later of CS1# going low or CS2 going high to the end of write.
6. tAS is measured from the address valid to the beginning of write.
7. tWR is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R1Q2A3609BBG-50RB | 4M X 9 QDR SRAM, PBGA165 |
| R1RP0408DGE-2PR | 512K X 8 STANDARD SRAM, 12 ns, PDSO36 |
| R251.375 | Axial Lead and Cartridge Fuses - Subminiature |
| R253.750 | Axial Lead and Cartridge Fuses - Subminiature |
| R284C0341008 | INTERCONNECTION DEVICE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| R1LV0416CBG-7LI | 制造商:Renesas Electronics Corporation 功能描述: |
| R1LV0416CBG-7LI(#B0) | 制造商:Renesas Electronics Corporation 功能描述: |
| R1LV0416CBG-I | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Wide Temperature Range Version 4M SRAM (256-kword 】 16-bit) |
| R1LV0416C-I | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Wide Temperature Range Version 4M SRAM (256-kword 】 16-bit) |
| R1LV0416CSB-5SI | 制造商:Renesas Electronics Corporation 功能描述:Wide Temperature Range Version 4M SRAM 制造商:Renesas Electronics 功能描述:256k~16 55ns 2.5V / 3V 44TSOP Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。