- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361294 > QL82SD-PB516 (Electronic Theatre Controls, Inc.) 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps PDF資料下載
參數(shù)資料
| 型號： | QL82SD-PB516 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| 中文描述： | 10高速總線LVDS串行鏈路的帶寬高達5Gbps的 |
| 文件頁數(shù)： | 43/60頁 |
| 文件大?。?/td> | 3838K |
| 代理商： | QL82SD-PB516 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2002 QuickLogic Corporation
QL82SD Device Data Sheet Rev C
Preliminary
43
www.quicklogic.com
When I/O pins are unused, the OE controls can be permanently disabled, allowing the output
cell register to be used for registered feedback into the logic array.
I/O cell registers are controlled by clock, clock enable, and reset signals, which can come
from the regular routing resources, from one of the global networks, or from two input pins
per bank of I/O's. The CLK and RESET signals share a common line, while the clock enables
for each register can be independently controlled. Additionally, the output and enable
registers will increase a device's register count. The addition of an output register will also
decrease the TCO. Since the output register does not need to drive the routing, the length
of the output path is also reduced.
Extra registers add more inputs and outputs to the I/O structure. Extra routing resources are
added to connect the I/O structure to the other parts of the device.
I/O interface support is programmable on a per bank basis. There are 4 I/O banks per chip.
Users can not mix a 2.5 volt I/O with 3.3 volt I/O on the same I/O bank.
Figure 52
illustrates
the multiple I/O bank configurations.
Figure 52: Multiple I/O Bank Configurations
Each I/O bank is independent of other I/O banks and each I/O bank has its own V
CCIO
and
V
REF
supplies. A mixture of different I/O standards can be used on the device; however, there
is a limitation as to which I/O standards can be supported within a given bank. Differential
I/O can be shared with non differential I/O. There can only be one V
REF
and one V
CCIO
per
bank.
Programmable Slew Rate
Each I/O has programmable slew rate capability. The rate is programmable to one of two
slew rates: either fast or slow. The slower rate can be used to reduce ground bounce noise.
The slow slew rate is 1 V/ns under typical conditions. The fast slew rate is 2.8 V/ns
Table 34: 3.3 V Slew Rate
VCCIO = 3.3 V
Fast Slew
Slow Slew
Rising Edge
2.8 V/nS
1.0 V/vS
Falling Edge
2.86 V/nS
1.0 V/nS
VCCIO 0
VREF 0
I/O Bank 0
I
VCCIO 1
VREF 1
I/O Bank 2
VCCIO 2
VREF 2
I
VCCIO 3
VREF 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL82SD-PQ208 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PS484 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PT280 | 10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
| QL81SD | QuickSD ESP Family Programmable High-Speed Serial Interface Devices(QuickSD ESP系列可編程高速串行接口器件) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL82SD-PQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PS484 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PT280 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL8325 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8325-8PS484C-5192 | 制造商:QuickLogic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。