參數(shù)資料
型號(hào): QL7180-7PT280I
英文描述: USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
中文描述: 用戶可編程特殊功能的ASIC |的CMOS | BGA封裝| 280PIN
文件頁(yè)數(shù): 5/26頁(yè)
文件大小: 315K
代理商: QL7180-7PT280I
QL7180 QuickDSP
TM
Data Sheet Rev B
5
QL7180 DSP Data Sheet
Figure 8: QuickRAM Module
Table 4: RAM Cell Synchronous Write Timing
Symbol
Parameter
Propagation
delay (ns)
RAM Cell Synchronous Write Timing
1
TSWA
WA Setup Time to WCLK: the amount of time the WRITE ADDRESS
must be stable before the active edge of the WRITE CLOCK
0.675
THWA
WA Hold Time to WCLK: the amount of time the WRITE ADDRESS must
be stable after the active edge of the WRITE CLOCK
0
TSWD
WD Setup Time to WCLK: the amount of time the WRITE DATA must be
stable before the active edge of the WRITE CLOCK
0.654
THWD
WD Hold Time to WCLK: the amount of time the WRITE DATA must be
stable after the active edge of the WRITE CLOCK
0
TSWE
WE Setup Time to WCLK: the amount of time the WRITE ENABLE must
be stable before the active edge of the WRITE CLOCK
0.623
THWE
WE Hold Time to WCLK: the amount of time the WRITE ENABLE must
be stable after the active edge of the WRITE CLOCK
0
TWCRD
WCLK to RD (WA=RA) [5]: the amount of time between the active
WRITE CLOCK edge and the time when the data is available at RD
4.38
相關(guān)PDF資料
PDF描述
QL7180-7PT280M USER PROGRAMMABLE SPECIAL FUNCTION ASIC|CMOS|BGA|280PIN
QL8025 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8050 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8150 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
QL8250 LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL78D6S-A 制造商:ROITHNER 制造商全稱(chēng):ROITHNER 功能描述:AlGaAs Laser Diode
QL78D6S-B 制造商:ROITHNER 制造商全稱(chēng):ROITHNER 功能描述:AlGaAs Laser Diode
QL78D6S-C 制造商:ROITHNER 制造商全稱(chēng):ROITHNER 功能描述:AlGaAs Laser Diode
QL78F6S-A 制造商:ROITHNER 制造商全稱(chēng):ROITHNER 功能描述:AlGaAs Laser Diode
QL78F6S-B 制造商:ROITHNER 制造商全稱(chēng):ROITHNER 功能描述:AlGaAs Laser Diode