- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361286 > QL3004 (QuickLogic Corp.) pASIC 3 FPGA Family High Performance and High Density with Low Cost and Complete Flexibiltiy(具有低成本和充分靈活性的高性能和高密度的pASIC 3現(xiàn)場可編程門陣列) PDF資料下載
參數(shù)資料
| 型號： | QL3004 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | pASIC 3 FPGA Family High Performance and High Density with Low Cost and Complete Flexibiltiy(具有低成本和充分靈活性的高性能和高密度的pASIC 3現(xiàn)場可編程門陣列) |
| 中文描述： | 帕希奇3 FPGA系列高性能與高密度的低成本和完整Flexibiltiy（具有低成本和充分靈活性的高性能和高密度的帕希奇3現(xiàn)場可編程門陣列） |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 254K |
| 代理商： | QL3004 |
7-1
Rev B
pASIC 3 FPGA
TM
Family
High Performance
and
High Density with Low Cost and Complete Flexibiltiy
pASIC 3 FPGA Family
Device Highlights
High Performance & High Density
I
Densities up to 60,000 usable PLD gates with 316 I/Os
I
Fastest FPGA family available at any density level
I
16-bit counter speeds over 300 MHz, data path speeds
over 400 MHz
E
asy to U
se / Fast Development
Cycles
I
Abundant interconnect makes devices 100% routable
with pin-outs locked
I
Variable-grain logic cell provides high performance and
100% logic utilization
I
Comprehensive design tools include fast, efficient Ver-
ilog/VHDL synthesis
Low Cost
I
0.35μm four-layer metal non-volatile CMOS process
I
Small die sizes - first FPGA family to use staggered pads
Advanced I/O Capabilities
I
Multi-volt compatible I/Os for 3.3 volt and 5 volt system
interfaces
I
PCI compatibility with 3.3V and 5.0V buses
I
Full JTAG boundary scan
I
Registered I/O cells with individually controlled clocks
and output enables
TABLE 1. pASIC 3 Device Family
D
EVICE
H
IGHLIGHTS
QL3004
4,000
96
218
74
68, 84
100
QL3012
12,000
320
598
118
84
100,144
QL3025
25,000
672
1,212
204
QL3040
40,000
1,008
1,764
252
QL3060
60,000
1,584
2,692
316
Usable PLD Gates
Logic Cells
Maximum Flip-Flops
Maximum I/Os
Packages
PLCC
TQFP
PQFP
PBGA
144
208
256
208
456
208
456
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL3012 | pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列) |
| QL3040 | pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列) |
| QL3060 | pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列) |
| QL3025 | pASIC3 FPGA Combining High Performance and High Density(高性能和高密度相結(jié)合的pASIC3現(xiàn)場可編程門陣列) |
| QL4009-3PF84C | CONV DC/DC 10W DUL 5V +-12V PCB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL3012 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density |
| QL3012-0PF100C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL3012-0PF100C-5224 | 制造商:QuickLogic Corporation 功能描述:QLGQL3012-0PF100C-5224 QL3012-0PF100C-52 |
| QL3012-0PF100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL3012-0PF100I-5762 | 制造商:QuickLogic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。