- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296883 > PUMA67E4001A-15E 128K X 32 EEPROM 5V MODULE, 150 ns, CQMA68 PDF資料下載
參數(shù)資料
| 型號： | PUMA67E4001A-15E |
| 元件分類： | PROM |
| 英文描述： | 128K X 32 EEPROM 5V MODULE, 150 ns, CQMA68 |
| 封裝： | CERAMIC, LCC-68 |
| 文件頁數(shù)： | 14/15頁 |
| 文件大?。?/td> | 235K |
| 代理商： | PUMA67E4001A-15E |
ISSUE 4.3 : January 2001
PUMA 2/67E4001/A /B- 12/15/20
8
Device Operation
The following description deals with the device, with the references to WE meaning WE1~4 on the 'A' parts.
Read
The device read operations are initiated by both Output Enable and Chip Select LOW. The read operation is
terminated by either Chip Select or Output Enable returning HIGH. This 2-line control architecture elimanates bus
contention in a system environment. The data bus will be in a high impendence state when either Output Enable
or Chip Select is HIGH.
Write
Write operations are initated when both Chip Select and Write Enable are LOW and Output Enable is HIGH. The
device supports both a Chip Select and Write Enable controlled write cycle. That is, the address is latched by the
falling edge of either Chip Select or Write Enable, whichever occurs last. Similarly, the data is latched internally
by the rising edge of either Chip Select or Write Enable, whichever occurs first. A byte write operation, once initiated,
will automatically continue to completion, typically within 5 ms.
Page Mode Write
The page write feature of the device allows the entire memory to be written in 5 seconds. Page Write allows 128
bytes of data to be written prior to the internal programming cycle. The host can fetch data from another location
within the system during a page write operation (change the source address), but the page address (A8 through
A16) for each subsequent valid write cycle to the part during this operation must be the same as the initial page
address.
The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can
write up to 128 bytes in the same manner as the first byte written. Each successive byte load cycle, started by the
Write Enable HIGH to LOW transition, must begin within 150 s of the falling edge of the preceding Write Enable.
If a subsequent Write Enable HIGH to LOW transition is not detected within 150 s, the internal automatic
programming cycle will commence.
DATA Polling
The device features DATA Polling to indicate if the write cycle is completed. During the internal programming cycle,
any attempt to read the last byte written will produce the compliment of that data on D7. Once the programming
is complete, D7 will refect the true data. Note: If the the device is in a protected state and an illegal write operation
is attempted DATA Polling will not operate.
TOGGLE bit
In addition to DATA polling, another method is provided to determine the end of a Write Cycle. During a write
operation successive attempts to read data will result in D6 toggling between 1 and 0. Once a write is complete,
this toggling will stop and valid data will be read.
Hardware Data Protection
The device provides three harware features to protect nonvololitile data from inadvertent writes.
Noise Protection - A Write Enable pulse less than 15 ns will not inditiate a write cycle.
Default V
CC Sence - All functions are inhabited when VCC < 3.6 V.
Write Inhibit - Holding either Output Enable LOW, Write Enable HIGH or Chip Select HIGH will prevent an
inadvertent write cycle during power on or power off, maintaining data integrity.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PUMA67S4000MB-55 | 512K X 8 MULTI DEVICE SRAM MODULE, 55 ns, CQCC68 |
| PUMA68FV32006M-90 | 1M X 32 FLASH 3.3V PROM MODULE, 90 ns, PQMA68 |
| PUMA77S4000LI-020 | 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CDSO68 |
| PUMA77S4000L-025 | 128K X 32 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68 |
| PV10-10LF-L | COPPER ALLOY, TIN FINISH, FORK TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PUMA67E4001A-17 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 EEPROM Module |
| PUMA67E4001A-17E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 EEPROM Module |
| PUMA67E4001A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
| PUMA67E4001A-20E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 EEPROM Module |
| PUMA67E4001AI-12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|128KX32|CMOS|LDCC|68PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。