參數(shù)資料
型號(hào): PT7A6525
英文描述: Reference design kit featuring a High Power Class D Audio Power Amplifier
中文描述: 雙通道協(xié)議控制器? |用戶手冊(cè)PT7A6525(6)演示的DMA模式?(PDF格式系統(tǒng))
文件頁(yè)數(shù): 39/41頁(yè)
文件大小: 1640K
代理商: PT7A6525
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
7
PT Pericom Technology Inc.
The Demo Board of PT7A6525
in DMA Mode
EPLD
A EPLD (Altera EPM7128S) is used in this demo board
to generate control signals. These signals include chip-
select signals, DMA control signals, control signals of
MC68HC000, and frequency-divided clock signals.
The schematics of the EPLD internal logic functions is
shown in Appendix B.
Power
There are three power ports on the demo board. +5V
VCC power should be provided through one of these
ports. When the power switch is on the “on” direction,
the power on the demo board is connected to the input
of the power port.
Jumpers
There are two groups of jumpers on the demo board.
Normally, these jumpers should be connected as shown
in Figure 1.
The Principle of PT7A6525 DMA In-
terface
This part includes the DMA transferring process of
PT7A6525 and the program flow of CPU to imple-
ment the transmitting or receiving process of a HDLC
frame.
The PT7A6525 works in DMA mode when the bit D7
of the register XBCH is set to “1”.
The DMA Transferring Process of
PT7A6525
When PT7A6525 works in DMA mode, the process of
transmitting/receiving a frame is simpler than in inter-
rupt request mode.
Before transmitting a frame, the data of the frame must
be stored in the system memory, and DMA controller
must be programmed. Because the XFIFO in
PT7A6525 is 32 bytes, a frame whose length is longer
than 32 bytes will be divided into several parts in trans-
ferring process. Figure 3 shows the process of
Frame Transmission in DMA Mode when the length
of frame is more than 32 bytes.
PT7A6525
(PT7A6526)
WR(N-1)
XTF
DRQT(32)
32 Bytes
CPU/DMA
Interface
DRQT(32)
32 Bytes
Serial
Output
32 Bytes
DRQT(N Mod 32)
N Mod 32 Bytes
XPR
Figure 3. Frame Transmission in DMA Mode
相關(guān)PDF資料
PDF描述
PT7A6525L 60V Single N-Channel HEXFET Power MOSFET in a TO-247AC package
PT7A6526 50V Fast Recovery Diode in a DO-203AB (DO-5) package
PT7A6527 60V Single N-Channel Hi-Rel MOSFET in a TO-204AE package
PT7A7511 4.63V Reset Active Low Supervisor?
PT7A7512 4.38V Reset Active Low Supervisor?
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PT7A6525L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual-channel Protocol Controller? | Brief?(PDF)
PT7A6526 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-channel Protocol Controller? | User's manual for PT7A6525(6) demo system in interrupt mode?(PDF)
PT7A6527 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad-channel Protocol Controller? | Demo board Schematic and Program?(PDF)
PT7A6632 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:PT7A6632 32-Channel HDLC Controller
PT7A6632J 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:PT7A6632 32-Channel HDLC Controller