參數(shù)資料
型號： PSD813F5V
英文描述： -60V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA9064 with optional Total Dose Rating of 300kRads
中文描述： Flash在系統(tǒng)編程（ISP）外設(shè)的8位微控制器
文件頁數(shù)： 62/103頁
文件大?。?/td> 1185K
代理商： PSD813F5V
PSD81XFX, PSD83XF2, PSD85XF2
62/103
SRAM Standby Mode (Battery Backup).
The
PSD8XXFX supports a battery backup mode in
which the contents of the SRAM are retained in the
event of a power loss. The SRAM has Voltage
Stand-by (V
STBY
, PC2) that can be connected to
an external battery. When V
CC
becomes lower
than V
STBY
then the PSD8XXFX automatically
connects to Voltage Stand-by (V
STBY
, PC2) as a
power source to the SRAM. The SRAM Standby
Current (I
STBY
) is typically 0.5 μA. The SRAM data
retention voltage is 2 V minimum. The Battery-on
Indicator (VBATON) can be routed to PC4. This
signal indicates when the V
CC
has dropped below
V
STBY
.
PSD Chip Select Input (CSI, PD2)
PD2 of Port D can be configured in PSDsoft Ex-
press as PSD Chip Select Input (CSI). When Low,
the signal selects and enables the internal Flash
memory, EEPROM, SRAM, and I/O blocks for
READ or WRITE operations involving the
PSD8XXFX. A High on PSD Chip Select Input
(CSI, PD2) disables the Flash memory, EEPROM,
and SRAM, and reduces the PSD8XXFX power
consumption. However, the PLD and I/O signals
remain operational when PSD Chip Select Input
(CSI, PD2) is High.
There may be a timing penalty when using PSD
Chip Select Input (CSI, PD2) depending on the
speed grade of the PSD8XXFX that you are using.
See the timing parameter t
SLQV
in Table 60 or Ta-
ble 61.
Input Clock
The PSD8XXFX provides the option to turn off
CLKIN (PD1) to the PLD to save AC power con-
sumption. CLKIN (PD1) is an input to the PLD
AND Array and the Output Macrocells (OMC).
During Power-down mode, or, if CLKIN (PD1) is
not being used as part of the PLD logic equation,
the clock should be disabled to save AC power.
CLKIN (PD1) is disconnected from the PLD AND
Array or the Macrocells block by setting bits 4 or 5
to a 1 in PMMR0.
Input Control Signals
The PSD8XXFX provides the option to turn off the
input control signals (CNTL0, CNTL1, CNTL2, Ad-
dress Strobe (ALE/AS, PD0) and DBE) to the PLD
to save AC power consumption. These control sig-
nals are inputs to the PLD AND Array. During
Power-down mode, or, if any of them are not being
used as part of the PLD logic equation, these con-
trol signals should be disabled to save AC power.
They are disconnected from the PLD AND Array
by setting bits 2, 3, 4, 5, and 6 to a 1 in PMMR2.
Table 32. APD Counter Operation
APD Enable Bit
ALE PD Polarity
ALE Level
APD Counter
0
X
X
Not Counting
1
X
Pulsing
Not Counting
1
1
1
Counting (Generates PDN after 15 Clocks)
1
0
0
Counting (Generates PDN after 15 Clocks)
相關(guān)PDF資料
PDF描述
PSD86 THREE PHASE RECTIFIER BRIDGE
PSF101 WORLD MAGNETICS ULTRA SENSITIVEPRESSURESWITCHES
PSG61 4 KEY BI-BI CALL
PSM-100KPD Pressure sensor module/Gauge,Differential
PSM-100KPDV Pressure sensor module/Gauge,Differential
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD813F5VA-15J 功能描述:SPLD - 簡單可編程邏輯器件 3.0V 1M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD813F5VA-15U 功能描述:SPLD - 簡單可編程邏輯器件 U 511-PSD813F2VA-15U RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD813FH-15J 制造商:WSI 功能描述:
PSD813FH-90J 制造商:WSI 功能描述:
PSD813FN-15J 制造商:WSI 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*