- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD712S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD712S5 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備具有監(jiān)督職能（可編程邏輯，4K的位的SRAM，27余個(gè)可編程輸入/輸出，通用PLD的有66個(gè)輸入） |
| 文件頁(yè)數(shù)： | 57/104頁(yè) |
| 文件大小： | 515K |
| 代理商： | PSD712S5 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)
PSD7XX Family
13-57
Memory Blocks
(cont.)
Page Register
The four-bit Page Register increases the addressing capability of the microcontroller by a
factor of 16. The contents of the Register can also be read by the microcontroller. The
outputs of the Page Register (PGR0-PGR3) are inputs to the PLD and can be included in
the EPROM or SRAM chip select equations.
Figure 26 shows the Page Register. The four Flip-Flops in the Register are connected to the
internal data bus D0–D3. The microcontroller can write to or read from the Page Register.
The Register can operate as an independent register to the microcontroller if page mode is
not implemented.
RESET
D0-D3
R/W
D0
Q0
Q1
Q2
Q3
D1
D2
D3
PAGE
REG.
PGR0
PGR1
PGR2
PGR3
DPLD
GPLD
ECSPLD
ES0-7
RS0
PLD
Figure 26. Page Register for Memory Bank Switching
Security Protection
The PSD7XX has a programmable security bit which acts as a duplication barrier. When
the bit is set, the contents of the EPROM, non-volatile configuration bits, and PLD cannot be
read by device programmers.
The security bit is set through the PSDsoft Design Tools and is embedded in the compiled
output file. The security bit is UV erasable and a secured PSD7XX in a windowed package
can be erased and re-programmed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD713S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD813F4 | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813F | Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN(中文) | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD712S5-15L | 制造商:WSI 功能描述: |
| PSD-7155 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD-7155D | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Duct Housing, 4-wire, less detector head |
| PSD-7156 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD715F | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。