- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD711S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD711S5 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備具有監(jiān)督職能（可編程邏輯，4K的位的SRAM，27余個(gè)可編程輸入/輸出，通用PLD的有66個(gè)輸入） |
| 文件頁數(shù)： | 14/104頁 |
| 文件大?。?/td> | 515K |
| 代理商： | PSD711S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
PSD7XX Family
13-14
The PSD7XX
Functional
Blocks
The PSD7XX consists of five major functional blocks:
J
PLD Block
J
Bus Interface
J
I/O Ports
J
Memory Block
J
Power Management Unit
J
Supervisory Function
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable.
PLDs
The PLDs bring programmable logic functionality to the PSD7XX. After specifying the logic
for the PLDs by using the PSDabel tool in PSDsoft, the logic configuration is programmed
into the device and available when power is applied.
The PLDs (DPLD, ECSPLD, GPLD, and PPLD) consist of an AND array. The GPLD
architecture includes 12 Output Micro
Cells in addition to the AND array. There are
24 Input Micro
Cells that can be configured as inputs to the PLD. Figure 3 shows the orga-
nization of the PLD.
The AND array is used to form product terms specified using the PSDabel tool in the
PSDsoft development system. When the inputs used in a term are true, the output is active.
The GPLD Input Bus consists of 66 signals as shown in Table 7. Both the true and
complement value of inputs are available to the AND array. The DPLD and ECSPLD Input
Busses consists of fewer inputs and is a subset of the 66 inputs.
Input Source
Input Name
Number of Signals
MCU Address Bus
A[15:0]*
16
MCU Control Signals
CNTL[2:0]
3
Power Down
PDN
1
I/O Ports Inputs (Input Micro
Cells)
PA[7:0], PB[7:0],
PC[7:0]
24
Port D Inputs
PD[2:0]
3
Page Register
PGR[3:0]
4
Port A or B Micro
Cell Feedback
Port C Micro
Cell Feedback
MCELLAB.FB[7:4]
4
MCELLC.FB[7:0]
8
Supervisory Function
WatchDog Time Out
WDOG_ON
1
Supervisory Function
Global Reset or Expanded Reset
GRESET or ERESET
1
Supervisory Clock
2KHz Internal Oscillator or CLKIN/8192
Superv_CLK
1
Table 7. GPLD Inputs
*
NOTE:
The address inputs are A[19:4] in 80C51XA mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD712S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD713S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD813F4 | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813F | Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD711S5-15L | 制造商:WSI 功能描述: |
| PSD711S5-70L | 制造商:WSI 功能描述: |
| PSD712S5-15L | 制造商:WSI 功能描述: |
| PSD-7155 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD-7155D | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Duct Housing, 4-wire, less detector head |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。