參數(shù)資料
型號: PSD613E1
英文描述: Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯,4K位SRAM,26個可編程I/O,通用PLD有63個輸入)
中文描述: 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細胞(可編程邏輯,4K的位的SRAM,26我個可編程輸入/輸出,通用PLD的有63個輸入)
文件頁數(shù): 46/84頁
文件大?。?/td> 426K
代理商: PSD613E1
PSD6XX Family
11-46
I/O Ports
(cont.)
Port Data Registers
(cont.)
Register I/O Address Offset
The base address of the Registers is defined in the CSIOP equation that occupies
256 bytes of address space and is defined by the user in PSDsoft. The lower address byte
A[7:0], or address offset, selects the register. Table 27 shows the address offset for all
MCUs except those Motorola microcontrollers with a 16-bit data bus. Table 27A shows the
address offset for Motorola MCUs in 16-bit mode.
For example, when the CSIOP is defined to occupy the address range of 1000h to 10FFh in
PSDabel, the address of the Port A Control Register is then 1002h.
Register Name
Port A
Port B
Port C
Port D
Data In
00
01
10
11
Control
02
03
Data Out
04
05
12
13
Direction
06
07
14
15
Drive
08
09
16
17
Input Micro
Cell
0A
0B
18
Enable Out
0C
0D
1A
Output Micro
Cell
20
20
21
Table 27. I/O Register Address Offset (relative to CSIOP)
Register Name
Port A
Port B
Port C
Port D
Data In
01
00
11
10
Control
03
02
Data Out
05
04
13
12
Direction
07
06
15
14
Drive
09
08
17
16
Input Micro
Cell
0B
0A
19
Enable Out
0D
0C
1B
Output Micro
Cell
21
21
20
Table 27A. Register Address Offset for 16-Bit Motorola Microcontrollers
in 16-Bit Mode (relative to CSIOP)
相關(guān)PDF資料
PDF描述
PSD703S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD701S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD702S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD711S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
PSD712S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯,4K位SRAM,27個可編程I/O,通用PLD有66個輸入)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD613E1-15L 制造商:WSI 功能描述:
PSD613E1-70J 制造商:WSI 功能描述:
PSD62 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges
PSD6241212 制造商:TDK-Lambda Corporation 功能描述:DC/DC,DUAL-OUT,12/-12V,0.25/-0.25A,6W - Bulk
PSD6-24-1212 功能描述:DC/DC轉(zhuǎn)換器 6W 12V 0.25A RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓(標稱): 輸出端數(shù)量:1 輸出電壓(通道 1):3.3 V 輸出電流(通道 1):600 mA 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風格:SMD/SMT 封裝 / 箱體尺寸: