- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD613E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD613E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個(gè)可編程I/O,通用PLD有63個(gè)輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，4K的位的SRAM，26我個(gè)可編程輸入/輸出，通用PLD的有63個(gè)輸入） |
| 文件頁數(shù)： | 16/84頁 |
| 文件大?。?/td> | 426K |
| 代理商： | PSD613E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PSD6XX Family
11-16
ECSPLD Output
Port A, B, or D Assignments
ECS0
ECS1
ECS2
ECS3
ECS4
ECS5
ECS6
PA0, PB0
PA1, PB1
PA2, PB2
PA3, PB3
PD0*
PD1*
PD2*
Table 9. ECSPLD Output Port Assignments
The seven ECSPLD outputs may be driven off the device through Ports A, B, or D, as
shown in Table 9, via the Micro
Cell Allocator. Port selection is specified in the PSDabel
file or assigned by the PSDcompiler.
PLDs
(cont.)
*
Port D has no output enable (.oe) product terms for ECS4-6 outputs.
External Chip Select PLD
The External Chip Select PLD (ECSPLD) provides the means to select external devices.
The output buffer of the ECSPLD can be configured to operate in high slew rate by writing a
“1” to the corresponding bit in the Drive Register. The slew rate is a measurement of the
rise and fall times of the output. A higher slew rate means a faster output response while a
lower slew rate is a slower response. Refer to Table 25 in the I/O Section for setting up the
Drive Register.
Faster transitions are more likely to cause line reflections and system noise than slower
rates. Adjusting the slew rate allows a trade-off between greater speed and noise
sensitivity. The selection should be based on the performance requirements of the system
and its noise characteristics. Set the corresponding bits in the Drive Register to “0” (for
normal speed) or “1” (for fast drive). The default value is zero.
The ECSPLD has 24 inputs as shown in Table 8. Its outputs are combinatorial, of either
polarity, and have one product term each as shown in Figure 5.
Input Source
Input Name
Number of Bits
MCU Address Bus
A[15:0]*
16
MCU Control Signals
CNTL[2:0]
3
Power Down Signal
PDN**
1
Page Register
PGR[3:0]
4
Table 8. ECSPLD Inputs
*
*
In 80C51XA mode, the address inputs are A[19:4]
**
APD output. When PDN is high, the PSD6XXE1 is in power down mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD703S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD701S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD702S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD711S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| PSD712S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD613E1-15L | 制造商:WSI 功能描述: |
| PSD613E1-70J | 制造商:WSI 功能描述: |
| PSD62 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges |
| PSD6241212 | 制造商:TDK-Lambda Corporation 功能描述:DC/DC,DUAL-OUT,12/-12V,0.25/-0.25A,6W - Bulk |
| PSD6-24-1212 | 功能描述:DC/DC轉(zhuǎn)換器 6W 12V 0.25A RoHS:否 制造商:Murata 產(chǎn)品: 輸出功率: 輸入電壓范圍:3.6 V to 5.5 V 輸入電壓（標(biāo)稱）: 輸出端數(shù)量:1 輸出電壓（通道 1）:3.3 V 輸出電流（通道 1）:600 mA 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體尺寸: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。