- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368153 > PSD402A2 Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有59個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD402A2 |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有59個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備（可編程邏輯，16K的位的SRAM，40余個可編程輸入/輸出，通用PLD的有59個輸入） |
| 文件頁數(shù)： | 4/97頁 |
| 文件大?。?/td> | 309K |
| 代理商： | PSD402A2 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
PSD4XX Famly
4-4
General
Description
(Cont.)
The general purpose PLD (GPLD) is a general purpose ZPLD that can be used to
implement state machines and logic . The GPLD has up to 59 inputs, 118 product terms,
24 flexible macrocells and 24 I/O pins that are connected to Ports A, B and E. The GPLD
can also decode the microcontroller address bus and generate chip selects to external
peripherals or memories.
The ZPLDs are designed to consume minimum power using Zero Power design techniques.
A configuration bit (Turbo bit), that can be set by the MCU, will automatically place the
ZPLDs into standby if no inputs are changing. Any unused product terms will be turned off
during programming and will not consume any power in the system.
The PSD4XX has 40 I/O pins that are divided into 5 ports. Each I/O pin can be individually
configured to provide many functions. Ports A, B and E have the capability to be configured
as standard MCU I/O ports, GPLD I/O, or latched address outputs for multiplexed
address/data controllers. Ports C and D are standard I/O ports that can also be configured
as ZPLD inputs or as a data bus for microcontrollers with a non-multiplexed bus.
The PSD4XX can easily interface with no “glue-logic” to a variety of 8 and 16-bit
microcontrollers with a multiplexed or non-multiplexed bus. All of the control signals are
connected to the two ZPLDs enabling the user to generate timing and decoding signals for
external peripherals. For controllers that do not have a Reset output, the PSD4XX can
generate a RESET output based on its RESET input. This input includes hysteresis.
The PSD4XX contains EPROM and scratchpad SRAM. The EPROM densities are
256 Kbit, 512 Kbit and 1 Mbit and are divided into four blocks. Each block can be located in
a different address location. The access time of the EPROM includes the address latching
and DPLD decoding. The 16 Kbit Standby SRAM may be used as an extension of the
microcontroller SRAM and also to store backup information that is necessary after a system
power down. Backup power to the SRAM is supplied by the Vstdby pin. Switching between
V
CC
and Vstdby occurs automatically when V
CC
power is removed.
A four bit Page Register enables easy access to the I/O Section, EPROM and SRAM for
microcontrollers with limited address space . The Page Register outputs are connected to
all ZPLDs and can be used to page external devices as well as the internal PSD4XX
functional units.
A Power Management Unit (PMU) in the PSD4XX enables the user to control the power
consumption on selected functional blocks based on system requirements. For
microcontrollers that do not generate a Chip Select input (CSI) to the peripheral device,
the PMU includes an Automatic Power Down unit (APD) that will turn off the PSD4XX
(into standby or sleep mode) based on inactivity of the ALE. The polarity of ALE inactivity
can be defined by the user. In addition to standby mode, the PSD4XX includes a SLEEP
mode that will reduce the power consumption to 10 μA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD403A1 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有37個輸入) |
| PSD403A2 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有59個輸入) |
| PSD411A2 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有59個輸入) |
| PSD412A2 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有59個輸入) |
| PSD413A2 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個可編程I/O,通用PLD有59個輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD402A2-12J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A2-12JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A2-12LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A2-12U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A2-12UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。