參數(shù)資料
型號: PSD401A1-C-70J
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 16K X 16 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 93/123頁
文件大小: 755K
代理商: PSD401A1-C-70J
Obsolete
Product(s)
- Obsolete
Product(s)
PSD4XX Family
68
CLR
CLK
APD
COUNTER
APD CLK
PMMR1 - BIT 0
TO OTHER
CIRCUITS
MUX
APD
CLEAR
LOGIC
APD ENABLE
PMMR0 - BIT 2
ALE POLARITY
PMMR0 - BIT 1
ALE
RESET
APD CLK
CLKIN
CSI
SLEEP – ENABLE
PMMR1 - BIT 1
SLEEP
MODE
EPROM
SELECT
SRAM
SELECT
I/O
SELECT
POWER
DOWN
PD
Z
P
L
D
Figure 36. Power Management Unit
Figure 36a. Automatic Power Down Unit (APD) Flow Chart
APD DISABLED
NEED
APD CLK
YES
NO
RESET
SET APD CLK IN PMMR1 BIT 0
SET ALE PD POLARITY
IN PMMRO BIT 1
CSI = "1"
NEED
SLEEP
MODE
SET SLEEP MODE IN PMMR1 BIT 1
ALE IDLE and
15 APD CLOCK
ALE IDLE and
15 APD CLOCK
SET ENABLE APD IN PMMR0 BIT 2
SET PMMR0 BIT 0
SET ENABLE APD IN PMMR0 BIT 2
SET PMMR0 BIT 0
DISABLE CLOCKS
ZPLD ACLK, ZPLD RCLK, TMR ZPLD
DISABLE CLOCKS
ZPLD ACLK, ZPLD RCLK, TMR ZPLD
PSD IN POWER DOWN MODE
PSD IN SLEEP MODE
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料
PDF描述
PSD413A2-C-70J 128K X 8 OTPROM, 40 I/O, PIA-GENERAL PURPOSE, PQCC68
PSD402A2-C-15L 32K X 16 UVPROM, 40 I/O, PIA-GENERAL PURPOSE, CQCC68
PSD4235G2-A-15U 4M X 1 FLASH, 52 I/O, PIA-GENERAL PURPOSE, PQFP80
PSD4235G2-A-20UI 4M X 1 FLASH, 52 I/O, PIA-GENERAL PURPOSE, PQFP80
PSD813F2A-15JI 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD401A1-C-70L 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD401A1-C-70U 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD401A1-C-90JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD401A1C-90JI 制造商:STMicroelectronics 功能描述:Field Programmable Microcontroller Peripherals
PSD401A1-C-90UI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals