- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368145 > PSD311R Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD311R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有12個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，無(wú)的SRAM，19余個(gè)可編程輸入/輸出，通用PLD的有12個(gè)輸入） |
| 文件頁(yè)數(shù)： | 6/127頁(yè) |
| 文件大?。?/td> | 682K |
| 代理商： | PSD311R |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
Name
Type
BHE/PSEN
(PSD30X
Devices)
I
or
PSEN
(PSD31X
Devices
Only)
I
WR/V
PP
or
R/W/V
PP
I
RD/E/DS
(Note 2)
I
or
RD/E
(Note 3)
I
Description
When the data bus width is 8 bits (CDATA = 0), this pin is PSEN. In
this mode, PSEN is the active low EPROM read pulse. The SRAM
and I/O ports read signal is generated according to the description of
the WR/V
PP
or R/W and RD/E/DS pins. If the host processor is a
member of the 8031 family, PSEN must be connected to the
corresponding host pin. In other 8-bit host processors that do not
have a special EPROM-only read strobe, PSEN should be tied to
V
CC
. In this case, RD or E and R/W provide the read strobe for the
SRAM, I/O ports, and EPROM. When the data bus width is
configured as 16 (CDATA = 1), this pin is BHE. When BHE is low,
data bus bits D8–D15 are read from, or written into, the PSD3XX,
depending on the operation being read or write, respectively. In
programming mode, this pin is pulsed between V
PP
and 0.
The PSEN is the active low EPROM read pulse. The SRAM and I/O
ports read signal is generated according to the description of the
WR/V
PP
or R/W, and RD/E pins. If the host processor is a member
of the 8031 family, PSEN must be connected to the correspondinbg
host pin. In other 8-bit host processors that do not have a special
EPROM-only read strobe, PSEN should be tied to V
CC
. In this case,
RD or E and R/W provide the read strobe for the SRAM, I/O ports,
and EPROM.
In the operating mode this pin's function is WR (CRRWR = 0) or
R/W (CRRWR = 1). When configured as R/W, the following tables
summarize the read and write operations (CRRWR = 1):
CEDS = 0
R/W
X
0
1
CEDS = 1 (Note 2)
R/W
DS
X
1
0
0
1
0
E
0
1
1
NOP
write
read
NOP
write
read
When configured as WR, a write operation is executed during an
active low pulse. When configured as R/W, with R/W = 1 and E = 1,
a read operation is executed; if R/W = 0 and E = 1, a write
operation is executed. In programming mode, this pin must be tied
to V
PP
voltage.
The pin function depends on the CRRWR and CEDS configuration
bits. If CRRWR = 0, RD is an active low read pulse. When
CRRWR = 1, this pin and the R/W pin define the following cycle type:
If CEDS = 0, E is an active high strobe. If CEDS = 1, DS is an active
low strobe.
When configured as RD (CRRWR = 0), this pin provides an active
low RD strobe. When configured as E (CRRWR = 1), this pin
becomes an active high pulse, which, together with R/W defines the
cycle type. Then, if R/W = 1 and E = 1, a read operation is executed.
If R/W = 0 and E = 1, a write operation is executed.
Table 1.
PSD3XX Pin
Descriptions
Legend:
The I/O column abbreviations are: I = input; I/O = input/output; P = power.
NOTE
:
1. All the configuration bits mentioned in Table 1 appear in parentheses and are explained in
the Configuration Register section.
2. PSD3X2/3X3/3X4R only.
3. PSD3X1 only.
PSD3XX Famly
2-6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD314R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD302L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD303R | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD304RL | Field Programmable Microcontroller Peripherals(可編程邏輯,無(wú)SRAM,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
| PSD312L | Field Programmable Microcontroller Peripherals(可編程邏輯,16K位SRAM,4位頁(yè)寄存器,19個(gè)可編程I/O,通用PLD有16個(gè)輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD311R-20J | 制造商:Waferscale Integration Inc 功能描述:IC |
| PSD311R-B-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD311R-B-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD311RB-70J | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-ZPSD301B-70J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| PSD311R-B-90JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。