- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384850 > PS12012-A (Powerex Power Semiconductors) FLAT-BASE TYPE INSULATED TYPE PDF資料下載
參數(shù)資料
| 型號： | PS12012-A |
| 廠商： | Powerex Power Semiconductors |
| 英文描述： | FLAT-BASE TYPE INSULATED TYPE |
| 中文描述： | 平性基地型絕緣型 |
| 文件頁數(shù)： | 5/6頁 |
| 文件大小： | 393K |
| 代理商： | PS12012-A |
MITSUBISHI SEMICONDUCTOR <Application Specific Intelligent Power Module>
PS12012-A
FLAT-BASE TYPE
INSULATED TYPE
Jan. 2000
Fig. 4 OUTPUT CURRENT ANALOGUE SIGNALING
LINEARITY
Fig. 5 OUTPUT CURRENT ANALOGUE SIGNALING
“DATA HOLD” DEFINITION
Fig. 7 TIMING CHART AND SHORT CIRCUIT PROTECTION OPERATION
200
–200
Analogue output signal
data hold range
1
2
3
4
5
400
300
100
0
–100
–300
–400
0
V
C
+(200%)
V
C0
V
C
–
(200%)
V
C
(
V
C
+
V
C
–
min
max
Real load current peak value.(%)(I
c
=I
o
2)
V
DH
=15V
V
DL
=5V
T
C
=
–
20
~
100C
V
CH
(5
μ
s)
V
CH
(505
μ
s)
0V
V
C
500
μ
s
r
CH
=
V
CH
(505
μ
s)-V
CH
(5
μ
s)
V
CH
(5
μ
s)
Note ; Ringing happens around the point where the signal output
voltage changes state from “analogue” to “data hold” due
to test circuit arrangement and instrumentational trouble.
Therefore, the rate of change is measured at a 5
μ
s delayed point.
Fig. 6 INPUT INTERLOCK OPERATION TIMING CHART
S
C
delay time
Short circuit sensing signal V
S
Error output F
O1
Gate signal Vo of each phase
upper arm(ASIPM internal)
Input signal V
CIN
of each phase
upper arm
0V
0V
0V
0V
Note : Short circuit protection operation. The protection operates with “F
O
” flag and reset on a pulse-by-pulse scheme. The protection by
gate shutdown is given only to the IGBT that senses an overload (excluding the IGBT for the “Brake”).
0V
0V
0V
0V
0V
Input signal V
CIN(p)
of each phase upper arm
Input signal V
CIN(n)
of each phase lower arm
Gate signal V
o(p)
of each phase upper arm
(ASIPM internal)
Gate signal V
o(n)
of each phase upper arm
(ASIPM internal)
Error output F
O1
Note : Input interlock protection circuit ; It is operated when the input signals for any upper-arm / lower-arm pair of a phase are simulta-
neously in “LOW” level.
By this interlocking, both upper and lower IGBTs of this mal-triggered phase are cut off, and “F
O
” signal is outputted. After an “input
interlock” operation the circuit is latched. The “F
O
” is reset by the high-to-low going edge of either an upper-leg, or a lower-leg input,
whichever comes in later.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PS12013-A | FLAT-BASE TYPE INSULATED TYPE |
| PS12015 | FLAT-BASE TYPE INSULATED TYPE |
| PS12015-A | FLAT-BASE TYPE INSULATED TYPE |
| PS12017-A | FLAT-BASE TYPE INSULATED TYPE |
| PS12018-A | FLAT-BASE TYPE INSULATED TYPE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PS12013-A | 功能描述:MOD IPM 3PHASE IGBT 1200V 5A RoHS:否 類別:半導(dǎo)體模塊 >> 功率驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:15 系列:SPM® 類型:FET 配置:三相反相器 電流:1.8A 電壓:500V 電壓 - 隔離:1500Vrms 封裝/外殼:23-DIP 模塊 |
| PS-120-13P-C | 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:120W Single Output Power Supply or Battery Charger |
| PS12014-A | 功能描述:MOD IPM 3PHASE IGBT 1200V 10A RoHS:否 類別:半導(dǎo)體模塊 >> 功率驅(qū)動器 系列:- 標(biāo)準(zhǔn)包裝:15 系列:SPM® 類型:FET 配置:三相反相器 電流:1.8A 電壓:500V 電壓 - 隔離:1500Vrms 封裝/外殼:23-DIP 模塊 |
| PS12015 | 制造商:POWEREX 制造商全稱:Powerex Power Semiconductors 功能描述:FLAT-BASE TYPE INSULATED TYPE |
| PS120-15 | 制造商:Banner Engineering 功能描述:Power Supply, 120VAC Input, 15VDC @ 1 Amp Output, 8 Pin Octal Socket Connection |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。