參數(shù)資料
型號(hào): PLL1707DBQ
英文描述: FF-SM Series, Type 3, Safety Mat, pressure sensitive, 750 x 750 mm2 [2.46 x 2.46 ft2] dimensions, nitrile [rubber] coating
中文描述: 3.3 V雙鎖相環(huán)MULTICLOCK發(fā)生器
文件頁(yè)數(shù): 4/22頁(yè)
文件大?。?/td> 171K
代理商: PLL1707DBQ
SLES065
DECEMBER 2002
www.ti.com
4
ELECTRICAL CHARACTERISTICS (continued)
all specifications at TA = 25
°
C, VDD1
VDD3 (= VDD) = VCC = 3.3 V, fM = 27 MHz, crystal oscillation, fS = 48 kHz (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SCKO0, SCKO1
Output clock jitter (5)
SCKO2, SCKO3
PLL1707, to stated output frequency
PLL1708, to stated output frequency
Power-up time (8)
To stated output frequency
POWER SUPPLY REQUIREMENTS
VCC, VDD
Supply voltage range
VDD = VCC = 3.3 V, fS = 48 kHz
IDD + ICC
Power down(10)
Power dissipation
VDD = VCC = 3.3 V, fS = 48 kHz
TEMPERATURE RANGE
Operating temperature
θ
JA
Thermal resistance
PLL1707/8DBQ: 20-pin SSOP (150 mil)
(1)Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/MS, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)
(2)Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO0, SCKO1
(3)Pin 10: XT1
(4)Pin 11: XT2
(5)Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter
performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.
(6)The delay time from power on to oscillation
(7)The settling time when the sampling frequency is changed
(8)The delay time from power on to lockup
(9)fM = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling
frequency selection and load condition.
(10)While all bits of CE[6:1] are 0, the PLL1708 goes into power-down mode.
UNIT
ps
ps
MAX
100
100
150
300
TYP
58
50
50
80
MIN
Output clock jitter(5)
Frequency Settling Time(7)
ns
3
6
ms
2.7
3.3
19
350
63
3.6
25
550
90
Vdc
mA
μ
A
mW
IDD+ ICC
Supply current(9)
Supply current (9)
25
85
°
C
150
°
C/W
PIN ASSIGNMENTS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
1
SCKO2
SCKO3
DGND1
FS1
FS2
SR
V
CC
AGND
XT1
V
DD
3
SCKO1
SCKO0
DGND3
DGND2
MCKO2
MCKO1
V
DD
2
CSEL
XT2
PLL1707
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
1
SCKO2
SCKO3
DGND1
MD
MC
MS
V
CC
AGND
XT1
V
DD
3
SCKO1
SCKO0
DGND3
DGND2
MCKO2
MCKO1
V
DD
2
CSEL
XT2
PLL1708
(TOP VIEW)
相關(guān)PDF資料
PDF描述
PLL1707DBQR FF-SM Series, Type 3, Safety Mat, pressure sensitive, 1000 x 500 mm2 [3.28 x 1.64 ft2] dimensions, aluminum coating
PLL1708DBQR 3.3 V DUAL PLL MULTICLOCK GENERATOR
PLL1707 3.3 V DUAL PLL MULTICLOCK GENERATOR
PLL1708 3.3 V DUAL PLL MULTICLOCK GENERATOR
PLS100 Programmable logic arrays 16 】 48 】 8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLL1707DBQG4 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
PLL1707DBQR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
PLL1707DBQRE4 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
PLL1707DBQRG4 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V Dual PLL Multi- Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
PLL1707IDBQRQ1 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 AC 3.3 V Dual PLL Multi-Clock Gen RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56