- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3867 > PIC24FJ32GA002-E/SS (Microchip Technology)IC PIC MCU FLASH 32K 28-SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC24FJ32GA002-E/SS |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 8/52頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU FLASH 32K 28-SSOP |
| 特色產(chǎn)品： | PIC24FJ/33FJ MCUs & dsPIC? DSCs |
| 標(biāo)準(zhǔn)包裝： | 47 |
| 系列： | PIC® 24F |
| 核心處理器： | PIC |
| 芯體尺寸： | 16-位 |
| 速度： | 32MHz |
| 連通性： | I²C，PMP，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，LVD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 21 |
| 程序存儲(chǔ)器容量： | 32KB（11K x 24） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 10x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 647 (CN2011-ZH PDF) |
| 配用： | DM240011-ND - KIT STARTER MPLAB FOR PIC24F MCU AC162088-ND - HEADER MPLAB ICD2 24FJ64GA004 28 AC164338-ND - MOD SKT PIC24F/DSPIC33F 28SOIC DV164033-ND - KIT START EXPLORER 16 MPLAB ICD2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
PIC24FJXXXGA0XX
DS39768D-page 16
2008 Microchip Technology Inc.
3.4
Flash Memory Programming in
ICSP Mode
3.4.1
PROGRAMMING OPERATIONS
Flash memory write and erase operations are controlled
by the NVMCON register. Programming is performed by
setting NVMCON to select the type of erase operation
(Table 3-2) or write operation (Table 3-3) and initiating
the programming by setting the WR control bit
(NVMCON<15>).
In ICSP mode, all programming operations are
self-timed. There is an internal delay between the user
setting the WR control bit and the automatic clearing of
the WR control bit when the programming operation
is complete. Please refer to Section 7.0 “AC/DC
information about the delays associated with various
programming operations.
TABLE 3-2:
NVMCON ERASE
OPERATIONS
TABLE 3-3:
NVMCON WRITE
OPERATIONS
3.4.2
STARTING AND STOPPING A
PROGRAMMING CYCLE
The WR bit (NVMCON<15>) is used to start an erase or
write cycle. Setting the WR bit initiates the programming
cycle.
All erase and write cycles are self-timed. The WR bit
should be polled to determine if the erase or write cycle
has been completed. Starting a programming cycle is
performed as follows:
3.5
Erasing Program Memory
The procedure for erasing program memory (all of code
memory,
data
memory,
executive
memory
and
code-protect bits) consists of setting NVMCON to
404Fh and executing the programming cycle.
A Chip Erase can erase all of user memory or all of both
the user and configuration memory. A table write
instruction should be executed prior to performing the
Chip Erase to select which sections are erased.
When this table write instruction is executed:
If the TBLPAG register points to user space (is
less than 0x80), the Chip Erase will erase only
user memory.
If TBLPAG points to configuration space (is
greater than or equal to 0x80), the Chip Erase will
erase both user and configuration memory.
If configuration memory is erased, the internal
oscillator Calibration Word, located at 0x807FE,
will be erased. This location should be stored prior
to performing a whole Chip Erase and restored
afterward to prevent internal oscillators from
becoming uncalibrated.
Figure 3-5 shows the ICSP programming process for
performing a Chip Erase. This process includes the
ICSP command code, which must be transmitted (for
each instruction), Least Significant bit first, using the
PGCx and PGDx pins (see Figure 3-2).
FIGURE 3-5:
CHIP ERASE FLOW
NVMCON
Value
Erase Operation
404Fh
Erase all code memory, executive
memory and Configuration registers
(does not erase Unit ID or Device ID
registers).
4042h
Erase a page of code memory or
executive memory.
NVMCON
Value
Write Operation
4003h
Write a Configuration Word register.
4001h
Program 1 row (64 instruction words) of
code memory or executive memory.
BSET
NVMCON, #WR
Note:
Program memory must be erased before
writing any data to program memory.
Start
Done
Set the WR bit to Initiate Erase
Write 404Fh to NVMCON SFR
Delay P11 + P10 Time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC18F65J15-I/PT | IC PIC MCU FLASH 24KX16 64TQFP |
| PIC16C710-04/SO | IC MCU OTP 512X14 A/D 18SOIC |
| PIC32MX220F032B-I/SS | IC MCU 32BIT 32KB FLASH 28SSOP |
| PIC18LF25J11-I/SP | IC PIC MCU FLASH 32K 2V 28-SPDIP |
| DSPIC33FJ06GS101-I/SO | IC DSPIC MCU/DSP 6K 18-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC24FJ32GA002-I | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/44-Pin General Purpose, 16-Bit Flash Microcontrollers |
| PIC24FJ32GA002-I/ML | 功能描述:16位微控制器 - MCU 32KB FL 8192bRAM 16MIPS 21I/O 16b Fam RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| PIC24FJ32GA002-I/MLB5 | 制造商:Microchip Technology Inc 功能描述:MCU 16BIT PIC24 RISC 32KB FLAS - Rail/Tube |
| PIC24FJ32GA002-I/SO | 功能描述:16位微控制器 - MCU 32KB 8192 bytes 16MIPS 21 I/O RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| PIC24FJ32GA002-I/SP | 功能描述:16位微控制器 - MCU 32KB 8192 bytes 16MIPS 21 I/O RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。