- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3862 > PIC18F45J11-I/PT (Microchip Technology)IC PIC MCU FLASH 32KB 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | PIC18F45J11-I/PT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 191/228頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU FLASH 32KB 44-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | XLP Deep Sleep Mode PIC18 J Series MCU Overview 8-bit PIC® Microcontroller Portfolio |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | PIC® XLP™ 18F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 48MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲器容量： | 32KB（16K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 3.8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.15 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 13x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 657 (CN2011-ZH PDF) |
| 配用： | AC164322-ND - MODULE SOCKET MPLAB PM3 28/44QFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁當(dāng)前第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
2011 Microchip Technology Inc.
DS39932D-page 65
PIC18F46J11 FAMILY
5.2
Master Clear (MCLR)
The Master Clear Reset (MCLR) pin provides a method
for triggering a hard external Reset of the device. A
Reset is generated by holding the pin low. PIC18
extended microcontroller devices have a noise filter in
the MCLR Reset path, which detects and ignores small
pulses.
The MCLR pin is not driven low by any internal Resets,
including the WDT.
5.3
Power-on Reset (POR)
A POR condition is generated on-chip whenever VDD
rises above a certain threshold. This allows the device
to start in the initialized state when VDD is adequate for
operation.
To take advantage of the POR circuitry, tie the MCLR
pin through a resistor (1 k
to 10 k) to VDD. This will
eliminate external RC components usually needed to
create a POR delay.
When the device starts normal operation (i.e., exits the
Reset
condition),
device
operating
parameters
(voltage, frequency, temperature, etc.) must be met to
ensure operation. If these conditions are not met, the
device must be held in Reset until the operating
conditions are met.
POR events are captured by the POR bit (RCON<1>).
The state of the bit is set to ‘0’ whenever a Power-on
Reset occurs; it does not change for any other Reset
event. POR is not reset to ‘1’ by any hardware event.
To capture multiple events, the user manually resets
the bit to ‘1’ in software following any POR.
5.4
Brown-out Reset (BOR)
“F” devices incorporate two types of BOR circuits: one
which monitors VDDCORE and one which monitors VDD.
Only one BOR circuit can be active at a time. When in
normal Run mode, Idle or normal Sleep modes, the
BOR circuit that monitors VDDCORE is active and will
cause the device to be held in BOR if VDDCORE drops
below VBOR (parameter D005). Once VDDCORE rises
back above VBOR, the device will be held in Reset until
the expiration of the Power-up Timer, with period,
During Deep Sleep operation, the on-chip core voltage
regulator is disabled and VDDCORE is allowed to drop to
ground levels. If the Deep Sleep BOR circuit is enabled
by the DSBOREN Configuration bit (CONFIG3L<2> = 1),
it will monitor VDD. If VDD drops below the VDSBOR
threshold, the device will be held in a Reset state
similar to POR. All registers will be set back to their POR
Reset values and the contents of the DSGPR0 and
DSGPR1 holding registers will be lost.
Additionally, if any I/O pins had been configured as out-
puts during Deep Sleep, these pins will be tri-stated
and the device will no longer be held in Deep Sleep.
Once the VDD voltage recovers back above the
VDSBOR threshold, and once the core voltage regulator
achieves a VDDCORE voltage above VBOR, the device
will begin executing code again normally, but the DS bit
in the WDTCON register will not be set. The device
behavior will be similar to hard cycling all power to the
device.
On “LF” devices, the VDDCORE BOR circuit is always
disabled because the internal core voltage regulator is
disabled. Instead of monitoring VDDCORE, PIC18LF
devices in this family can use the VDD BOR circuit to
monitor VDD excursions below the VDSBOR threshold.
The VDD BOR circuit can be disabled by setting the
DSBOREN bit = 0.
The VDD BOR circuit is enabled when DSBOREN = 1
on “LF” devices, or on “F” devices while in Deep Sleep
with DSBOREN = 1. When enabled, the VDD BOR
circuit is extremely low power (typ. 40 nA) during nor-
mal operation above ~2.3V on VDD. If VDD drops below
this DSBOR arming level when the VDD BOR circuit is
enabled, the device may begin to consume additional
current (typ. 50
A) as internal features of the circuit
power up. The higher current is necessary to achieve
more accurate sensing of the VDD level. However, the
device will not enter Reset until VDD falls below the
VDSBOR threshold.
5.4.1
DETECTING BOR
The BOR bit always resets to ‘0’ on any VDDCORE, BOR
or POR event. This makes it difficult to determine if a
Brown-out Reset event has occurred just by reading
the state of BOR alone. A more reliable method is to
simultaneously check the state of both POR and BOR.
This assumes that the POR bit is reset to ‘1’ in software
immediately after any Power-on Reset event. If BOR is
‘0’ while POR is ‘1’, it can be reliably assumed that a
Brown-out Reset event has occurred.
If the voltage regulator is disabled (LF devices), the
VDDCORE BOR functionality is disabled. In this case,
the BOR bit cannot be used to determine a Brown-out
Reset event. The BOR bit is still cleared by a Power-on
Reset event.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC24HJ12GP201-I/SO | IC PIC MCU FLASH 12KB 18SOIC |
| DSPIC33FJ06GS102-I/SO | IC DSPIC MCU/DSP 6K 28-SOIC |
| PIC32MX220F032D-I/PT | IC MCU 32BIT 32KB FLASH 44TQFP |
| SFW9R-2STE1 | SFW9R-2STE1-FFC/FPC CONN |
| SFW5R-1STE1 | SFW5R-1STE1-FFC/FPC CONN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC18F45J11T-I/ML | 功能描述:8位微控制器 -MCU 32KB Flash 4KBRAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F45J11T-I/PT | 功能描述:8位微控制器 -MCU 32KB Flash 4KBRAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F45J50-I/ML | 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F45J50-I/PT | 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC18F45J50T-I/ML | 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。