參數(shù)資料
型號： PIC12F683-I/P
廠商： Microchip Technology
文件頁數(shù)： 171/176頁
文件大?。?/td> 0K
描述： IC MCU FLASH 2KX14 8DIP
產(chǎn)品培訓(xùn)模塊： Asynchronous Stimulus
8-bit PIC® Microcontroller Portfolio
Digi-Key 應(yīng)用說明： AN0005 PWM Example with Microchip's CCP Module
AN0005 Example Code
標(biāo)準(zhǔn)包裝： 60
系列： PIC® 12F
核心處理器： PIC
芯體尺寸： 8-位
速度： 20MHz
外圍設(shè)備： 欠壓檢測/復(fù)位，POR，PWM，WDT
輸入/輸出數(shù)： 5
程序存儲器容量： 3.5KB（2K x 14）
程序存儲器類型： 閃存
EEPROM 大?。?/td> 256 x 8
RAM 容量： 128 x 8
電壓 - 電源 (Vcc/Vdd)： 2 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 4x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 8-DIP（0.300"，7.62mm）
包裝： 管件
產(chǎn)品目錄頁面： 645 (CN2011-ZH PDF)
配用： DM163029-ND - BOARD PICDEM FOR MECHATRONICS
AC162058-ND - HEADER MPLAB ICD2 FOR PIC12F683
I3-DB12F683-ND - BOARD DAUGHTER ICEPIC3
ACICE0201-ND - MPLABICE 8P 300 MIL ADAPTER
AC124001-ND - MODULE SKT PROMATEII 8DIP/SOIC
PIC12F683
DS41211D-page 92
2007 Microchip Technology Inc.
12.4
Interrupts
The PIC12F683 has multiple interrupt sources:
External Interrupt GP2/INT
Timer0 Overflow Interrupt
GPIO Change Interrupts
Comparator Interrupt
A/D Interrupt
Timer1 Overflow Interrupt
Timer2 Match Interrupt
EEPROM Data Write Interrupt
Fail-Safe Clock Monitor Interrupt
CCP Interrupt
The Interrupt Control register (INTCON) and Peripheral
Interrupt Request Register 1 (PIR1) record individual
interrupt requests in flag bits. The INTCON register
also has individual and global interrupt enable bits.
The Global Interrupt Enable bit, GIE of the INTCON
register, enables (if set) all unmasked interrupts, or
disables (if cleared) all interrupts. Individual interrupts
can be disabled through their corresponding enable
bits in the INTCON register and PIE1 register. GIE is
cleared on Reset.
When an interrupt is serviced, the following actions
occur automatically:
The GIE is cleared to disable any further interrupt.
The return address is pushed onto the stack.
The PC is loaded with 0004h.
The Return from Interrupt instruction, RETFIE, exits
the interrupt routine, as well as sets the GIE bit, which
re-enables unmasked interrupts.
The following interrupt flags are contained in the
INTCON register:
INT Pin Interrupt
GPIO Change Interrupt
Timer0 Overflow Interrupt
The peripheral interrupt flags are contained in the PIR1
register. The corresponding interrupt enable bit is
contained in the PIE1 register.
The following interrupt flags are contained in the PIR1
register:
EEPROM Data Write Interrupt
A/D Interrupt
Comparator Interrupt
Timer1 Overflow Interrupt
Timer2 Match Interrupt
Fail-Safe Clock Monitor Interrupt
CCP Interrupt
For external interrupt events, such as the INT pin or
GPIO change interrupt, the interrupt latency will be
three or four instruction cycles. The exact latency
depends upon when the interrupt event occurs (see
Figure 12-8). The latency is the same for one or
two-cycle instructions. Once in the Interrupt Service
Routine, the source(s) of the interrupt can be
determined by polling the interrupt flag bits. The
interrupt flag bit(s) must be cleared in software before
re-enabling interrupts to avoid multiple interrupt
requests.
For
additional
information
on
Timer1,
Timer2,
comparators, ADC, data EEPROM or Enhanced CCP
modules, refer to the respective peripheral section.
12.4.1
GP2/INT INTERRUPT
The
external
interrupt
on
the
GP2/INT
pin
is
edge-triggered; either on the rising edge if the INTEDG
bit of the OPTION register is set, or the falling edge, if
the INTEDG bit is clear. When a valid edge appears on
the GP2/INT pin, the INTF bit of the INTCON register is
set. This interrupt can be disabled by clearing the INTE
control bit of the INTCON register. The INTF bit must
be cleared by software in the Interrupt Service Routine
before re-enabling this interrupt. The GP2/INT interrupt
can wake-up the processor from Sleep, if the INTE bit
was set prior to going into Sleep. See Section 12.7
“Power-Down Mode (Sleep)” for details on Sleep and
Figure 12-10 for timing of wake-up from Sleep through
GP2/INT interrupt.
Note 1: Individual interrupt flag bits are set,
regardless
of
the
status
of
their
corresponding mask bit or the GIE bit.
2: When an instruction that clears the GIE
bit is executed, any interrupts that were
pending for execution in the next cycle
are ignored. The interrupts, which were
ignored, are still pending to be serviced
when the GIE bit is set again.
Note:
The ANSEL and CMCON0 registers must
be initialized to configure an analog
channel as a digital input. Pins configured
as analog inputs will read ‘0’ and cannot
generate an interrupt.
相關(guān)PDF資料
PDF描述
PIC16C774T-E/PQ IC MCU OTP 4KX14 A/D PWM 44-MQFP
PIC16F877T-04E/PQ IC MCU FLASH 8KX14 EE 44-MQFP
PIC16F684-I/SL IC PIC MCU FLASH 2KX14 14SOIC
PIC16F874T-04E/PQ IC MCU FLASH 4KX14 EE 44-MQFP
PIC16F874T-10E/PQ IC MCU FLASH 4KX14 EE 44-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC12F683T-E/MD 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PIC12F683T-E/MDQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PIC12F683T-E/MF 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 6 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC12F683T-E/MFQTP 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PIC12F683T-E/P 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*