- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3893 > PIC12F675-I/P (Microchip Technology)IC MCU CMOS FLASH-BASE 8BIT 8DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | PIC12F675-I/P |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 10/35頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU CMOS FLASH-BASE 8BIT 8DIP |
| 產(chǎn)品培訓(xùn)模塊： | Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | PIC® 12F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 5 |
| 程序存儲(chǔ)器容量： | 1.75KB（1K x 14） |
| 程序存儲(chǔ)器類型： | 閃存 |
| EEPROM 大?。?/td> | 128 x 8 |
| RAM 容量： | 64 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 637 (CN2011-ZH PDF) |
| 配用： | DM163029-ND - BOARD PICDEM FOR MECHATRONICS AC124001-ND - MODULE SKT PROMATEII 8DIP/SOIC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
AT89S53
0787E–MICRO–3/06
18
Idle Mode
In idle mode, the CPU puts itself to sleep while all the on-
chip peripherals remain active. The mode is invoked by
software. The content of the on-chip RAM and all the spe-
cial functions registers remain unchanged during this
mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware
reset, the device normally resumes program execution
from where it left off, up to two machine cycles before the
internal reset algorithm takes control. On-chip hardware
inhibits access to internal RAM in this event, but access to
the port pins is not inhibited. To eliminate the possibility of
an unexpected write to a port pin when idle mode is termi-
nated by a reset, the instruction following the one that
invokes idle mode should not write to a port pin or to exter-
nal memory.
Power-down Mode
In the power-down mode, the oscillator is stopped and the
instruction that invokes power-down is the last instruction
executed. The on-chip RAM and Special Function Regis-
ters retain their values until the power-down mode is
terminated. Exit from power-down can be initiated either by
a hardware reset or by an enabled external interrupt. Reset
redefines the SFRs but does not change the on-chip RAM.
The reset should not be activated before V
CC is restored to
its normal operating level and must be held active long
enough to allow the oscillator to restart and stabilize.
To exit power-down via an interrupt, the external interrupt
must be enabled as level sensitive before entering power-
down. The interrupt service routine starts at 16 ms (nomi-
nal) after the enabled interrupt pin is activated.
Program Memory Lock Bits
The AT89S53 has three lock bits that can be left unpro-
grammed (U) or can be programmed (P) to obtain the
additional features listed in the following table.
When lock bit 1 is programmed, the logic level at the EA pin
is sampled and latched during reset. If the device is pow-
ered up without a reset, the latch initializes to a random
value and holds that value until reset is activated. The
latched value of EA must agree with the current logic level
at that pin in order for the device to function properly.
Once programmed, the lock bits can only be unpro-
grammed with the Chip Erase operations in either the
parallel or serial modes.
Notes:
1. U = Unprogrammed
2. P = Programmed
Status of External Pins During Idle and Power-down Modes
Mode
Program Memory
ALE
PSEN
PORT0
PORT1
PORT2
PORT3
Idle
Internal
1
Data
Idle
External
1
Float
Data
Address
Data
Power-down
Internal
0
Data
Power-down
External
0
Float
Data
Lock Bit Protection Modes(1)(2)
Program Lock Bits
Protection Type
LB1
LB2
LB3
1
U
No internal memory lock feature.
2
P
U
MOVC instructions executed from external program memory are disabled from fetching code bytes
from internal memory. EA is sampled and latched on reset and further programming of the Flash
memory (parallel or serial mode) is disabled.
3
P
U
Same as Mode 2, but parallel or serial verify are also disabled.
4
P
Same as Mode 3, but external execution is also disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC12F675-E/SN | IC MCU CMOS 1K FLASH W/AD 8-SOIC |
| PIC16C765/JW | IC MCU EPROM 8KX14 USB 40CDIP |
| PIC16LF1823-I/ML | IC MCU 8BIT FLASH 16QFN |
| PIC16C745/JW | IC MCU EPROM8KX14 USB A/D 28CDIP |
| PIC16F723A-I/SS | MCU PIC 7KB FLASH XLP 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC12F675-ISN | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, Flash-Based 8-Bit CMOS Microcontrollers |
| PIC12F675T-E/MD | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, Flash-Based 8-Bit CMOS Microcontrollers |
| PIC12F675T-E/MF | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 6 I/O Ext Temp DFN8 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC12F675T-E/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8-Pin, Flash-Based 8-Bit CMOS Microcontrollers |
| PIC12F675T-E/SN | 功能描述:8位微控制器 -MCU 1.75KB 64 RAM 6 I/O Ext Temp SOIC8 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。