Ordering Information(1" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� PI6C410MAE
寤犲晢锛� Pericom
鏂囦欢闋佹暩(sh霉)锛� 14/21闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC CLK GEN INTEL PCI-EX 56-TSSOP
鐢�(ch菐n)鍝佽畩鍖栭€氬憡锛� Product Discontinuation Notice 11/Feb/2008
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 35
绯诲垪锛� PCI Express® (PCIe)
椤炲瀷锛� 鏅�(sh铆)閻�/闋荤巼鐧�(f膩)鐢熷櫒锛屽璺京(f霉)鐢ㄥ櫒
PLL锛� 鏄�
涓昏鐩殑锛� Intel CPU锛孭CI Express锛圥CIe锛�
杓稿叆锛� 鏅堕珨
杓稿嚭锛� 鏅�(sh铆)閻�
闆昏矾鏁�(sh霉)锛� 1
姣旂巼 - 杓稿叆:杓稿嚭锛� 1:19
宸垎 - 杓稿叆:杓稿嚭锛� 鐒�/鏄�
闋荤巼 - 鏈€澶э細 400MHz
闆绘簮闆诲锛� 3.135 V ~ 3.465 V
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 56-TFSOP锛�0.240"锛�6.10mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 56-TSSOP
鍖呰锛� 绠′欢
21
PS8736F
11/12/08
PI6C410M/410MA
Clock Generator for Intel
PCI Express Mobile Chipset
Ordering Information(1,2,3)
Ordering Code
Package Code
Package Description
PI6C410MAAEX
A
Pb-free & Green 56-Pin, 240mil wide, 0.5mm pitch TSSOP , Tape and Reel
Notes:
1.
Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
2.
E = Pb-free and Green
3.
X Sufx = Tape/Reel
Pericom Semiconductor Corporation 1-800-435-2336 www.pericom.com
Packaging Mechanical: 56-Pin, 240mil wide, 0.5mm pitch TSSOP (A)
08-0298
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
PI6C557-03LE IC PCIE CLOCK GENERATIOR 16TSSOP
PI6C557-05LE IC CLOCK GENERATOR 20-TSSOP
PI6CU877NFE IC PLL CLOCK DRIVER DDR2 52VFBGA
PI6CV857BAE IC PLL CLK DVR DDR-SDRAM 48TSSOP
PI6CV857LAE IC PLL CLK DVR DDR-SDRAM 48TSSOP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
PI6C410MAEX 鍔熻兘鎻忚堪:閹栫浉鐠�(hu谩n) - PLL 3.3V Clock Generator for Intel RoHS:鍚� 鍒堕€犲晢:Silicon Labs 椤炲瀷:PLL Clock Multiplier 闆昏矾鏁�(sh霉)閲�:1 鏈€澶ц几鍏ラ牷鐜�:710 MHz 鏈€灏忚几鍏ラ牷鐜�:0.002 MHz 杓稿嚭闋荤巼鑼冨湇:0.002 MHz to 808 MHz 闆绘簮闆诲-鏈€澶�:3.63 V 闆绘簮闆诲-鏈€灏�:1.71 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:QFN-36 灏佽:Tray
PI6C410V 鍒堕€犲晢:PERICOM 鍒堕€犲晢鍏ㄧū:Pericom Semiconductor Corporation 鍔熻兘鎻忚堪:Clock Generator for Intel PCI-Express Desktop Chipset
PI6C410VE 鍔熻兘鎻忚堪:閹栫浉鐠�(hu谩n) - PLL 3.3V Clock Generator for Intel RoHS:鍚� 鍒堕€犲晢:Silicon Labs 椤炲瀷:PLL Clock Multiplier 闆昏矾鏁�(sh霉)閲�:1 鏈€澶ц几鍏ラ牷鐜�:710 MHz 鏈€灏忚几鍏ラ牷鐜�:0.002 MHz 杓稿嚭闋荤巼鑼冨湇:0.002 MHz to 808 MHz 闆绘簮闆诲-鏈€澶�:3.63 V 闆绘簮闆诲-鏈€灏�:1.71 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:QFN-36 灏佽:Tray
PI6C410VEX 鍔熻兘鎻忚堪:閹栫浉鐠�(hu谩n) - PLL 3.3V Clock Generator for Intel RoHS:鍚� 鍒堕€犲晢:Silicon Labs 椤炲瀷:PLL Clock Multiplier 闆昏矾鏁�(sh霉)閲�:1 鏈€澶ц几鍏ラ牷鐜�:710 MHz 鏈€灏忚几鍏ラ牷鐜�:0.002 MHz 杓稿嚭闋荤巼鑼冨湇:0.002 MHz to 808 MHz 闆绘簮闆诲-鏈€澶�:3.63 V 闆绘簮闆诲-鏈€灏�:1.71 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:QFN-36 灏佽:Tray
PI6C41202 鍒堕€犲晢:PERICOM 鍒堕€犲晢鍏ㄧū:Pericom Semiconductor Corporation 鍔熻兘鎻忚堪:LVCMOS to LVPECL Driver