- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369993 > pentium II cpu with mobile (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium II cpu with mobile |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 2 (MMC-2)(帶緩存和連接器2的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機模塊連接器2（絲裂霉素2）（帶緩存和連接器2的奔二處理器） |
| 文件頁數(shù)： | 26/48頁 |
| 文件大?。?/td> | 537K |
| 代理商： | PENTIUM II CPU WITH MOBILE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Intel
a
Pentium
a
II Processor With On-Die Cache Mobile Module MMC-2
26
Grant state the SLP# signal can be asserted, causing the
processor to enter the Sleep state. The SLP# signal is not
recognized in the Normal state or the Auto Halt state.
The processor can be reset by the RESET# signal while in
the Sleep state. If RESET# is driven active while the
processor is in the Sleep state, then SLP# and STPCLK#
must immediately be driven inactive to ensure that the
processor correctly initializes itself.
Input signals (other than RESET#) may not change while the
processor is in the Sleep state or transitioning into or out of
the Sleep state. Input signal changes at these times will
cause unpredictable behavior. Thus, the processor is
incapable of snooping or latching any events in the Sleep
state.
While in the Sleep state the processor can enter its lowest
power state, the Deep Sleep state. Removing the
processor’s input clock puts the processor in the Deep Sleep
state. PICCLK may be removed in the Sleep state.
4.4.8
Deep Sleep State
The Deep Sleep state is the lowest power mode the
processor can enter while maintaining its context. Stopping
the BCLK input to the processor enters the Deep Sleep
state, while it is in the Sleep state or the Quick Start state.
For proper operation, the BCLK input should be stopped in
the low state.
The processor will return to the Sleep state or the Quick
Start state from the Deep Sleep state when the BCLK input
is restarted. Due to the PLL lock latency, there is a 30-
millisecond delay after the clocks have started before this
state transition happens. PICCLK may be removed in the
Deep Sleep state. PICCLK should be designed to turn on
when BCLK turns on when transitioning out of the Deep
Sleep state.
The input signal restrictions for the Deep Sleep state are the
same as for the Sleep state, except that RESET# assertion
will result in unpredictable behavior.
Table 15. Clock State Characteristics
Processor
Power
Clock
State
Exit Latency
Snooping
System Uses
Normal
N/A
Varies
Yes
Normal program execution.
Auto Halt
Approximately 10 bus clocks
1.2W
Yes
S/W controlled entry idle mode.
Stop Grant
1
10 bus clocks
1.2W
Yes
H/W controlled entry/exit mobile throttling.
Quick Start
Through snoop, to HALT/Grant
Snoop state: immediate
Through STPCLK#, to Normal
state: 10 bus clocks
0.5W
Yes
H/W controlled entry/exit mobile throttling.
HALT/Grant
Snoop
A few bus clocks after the end of
snoop activity.
Not
specified
Yes
Supports snooping in the low power states.
Sleep
1
To Stop Grant state 10 bus clocks
0.5W
No
H/W controlled entry/exit desktop idle mode
support.
Deep Sleep
30 ms
150 mW
No
H/W controlled entry/exit mobile powered-on
suspend support.
NOTES:
1.
2.
Intel mobile modules do not support shaded clock control states.
Not 100% tested. Specified at 50
°
C by design and characterization.
4.5
Typical POS and STR Power
Table 16 shows the typical POS and STR power values.
Table 16. POS and STR Power
State
Typical MMC-2 Power
POS
0.475W
STR
0.018W
NOTE
:
These are average values of measurement and are guidelines only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| pentium II cpu | Pentium II Processor AT 450MHZ(工作頻率450兆赫茲奔II處理器) |
| pentium II processor | 32 bit processor AT 233MHZ，266MHZ，300MHZ and 333MHZ(工作頻率233，266，300和333兆赫茲32位處理器) |
| pentium II xeon processor | pentium II xeon processor at 400 and 450 MHZ(工作頻率400和450兆赫茲奔II處理器) |
| Pentium III cpu with mobile | Pentium III processor Mobile Module Connector 2 (MMC-2)(帶移動模塊連接器2奔III處理器) |
| pentium III CPU | Pentium III Processor for the SC242 at 450MHz to 1.0GHz(SC242工作頻率450MHZ到1GHZ奔III處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。