參數(shù)資料
型號(hào): PEF2466-H
元件分類(lèi): Codec
英文描述: A-Law/u-Law CODEC
中文描述: A-Law/u-Law編解碼器
文件頁(yè)數(shù): 24/73頁(yè)
文件大?。?/td> 1618K
代理商: PEF2466-H
PEB 2466
PEF 2466
Operational Description
Hardware Reference Manual
15
2001-02-20
4.2.3
The
μ-Law
compressor unit of the SICOFI
4-μC automatically adds 1.94 dB gain, which
has to be considered for the total gain calculation. The accumulated gain of all
programmable transmit filters (AX1+AX2+FRX) must not exceed 7 dB if the device is set
to μ-Law operation. If the device is set to A-Law operation, then the accumulated gain
must not exceed 9 dB.
Compressor Gain Relative to Coding Law
Figure 6
Analog and PCM Signal Levels in A-Law Mode
Figure 7
Analog and PCM Signal Levels in μ-Law Mode
A-Law
Compressor
Transmit
A-Law
Expander
Receive
0 dBm0
1014 Hz
0 dBm0
DXA/B
DXA/B
A/D
0 dB
Gain
D/A
0 dB
Gain
V
OUT
V
IN
1014 Hz
1.095 V
rms
1.095 V
rms
2466_207
A/D
μ
-Law
Compressor
[+1.94 dB]
Transmit
D/A
μ
-Law
Expander
Receive
V
OUT
V
IN
1014 Hz
1.091 V
rms
1.091 V
rms
1.94 dBm0
1014 Hz
0 dBm0
DXA/B
DXA/B
0 dB
Gain
0 dB
Gain
2466_208
相關(guān)PDF資料
PDF描述
PEF24901 ISDN LINE INTERFACE|BASIC|CMOS|QFP|64PIN|PLASTIC
PEF24901H ?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code?
PEF24902 ISDN Line Interface
PEF24902H ?Quad ISDN Echocancellation Circuit Analog Front End - 2B1Q/4B3T Code?
PEF24911 ISDN Line Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PEF2466H V2.2 制造商:Lantiq 功能描述:Codec and Filter 64-Pin MQFP
PEF2466HV2.2 功能描述:接口—CODEC POTS RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
PEF2466HV2.2/TR 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
PEF24901 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|64PIN|PLASTIC
PEF24901H 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:?Quad ISDN Echocancellation Circuit Digital Front-End for 4B3T Line Code?