參數(shù)資料
型號(hào): PDM31564SA8T
元件分類: SRAM
英文描述: 256K X 16 STANDARD SRAM, 8 ns, PDSO44
文件頁(yè)數(shù): 8/9頁(yè)
文件大?。?/td> 364K
代理商: PDM31564SA8T
PDM31564
8
Rev. 1.2 - 3/31/98
PRELIMINARY
AC Electrical Characteristics
* VCC = 3.3v +5%
Description
-8*
-10*
-12
-15
-20
WRITE Cycle
Sym
Min. Max Min. Max Min. Max. Min. Max. Min. Max. Unit
WRITE cycle time
tWC
8
10—12—15—20—
ns
Chip enable to end of write
tCW
7—8—
10
11
13
ns
Address valid to end of write
tAW
7—8—
10
11
13
ns
Byte pulse width
tBW
7—8—
10
12
13
ns
Address setup time
tAS
0—0—0—0—0—
ns
Address hold from end of write
tAH
0—0—0—0—0—
ns
Write pulse width
tWP
7—8—8—9—
10
ns
Data setup time
tDS
5—6—7—8—9—
ns
Data hold time
tDH
0—0—0—0—0—
ns
Byte disable to output in low Z(1, 3, 4)
tLZBE
0—0—0—0—0—
ns
Byte enable to output in high Z(1, 3, 4)
tHZBE
—6—6—7—8—9
ns
Output disable to output in low Z(1, 3, 4)
tLZOE
0—0—0—0—0—
ns
Output enable to output in high Z(1, 3, 4)
tHZOE
—6—6—7—7—8
ns
Write disable to output in low Z(1,3, 4)
tLZWE
0—0—0—0—0—
ns
Write enable to output in high Z(1, 3, 4)
tHZWE
—6
6—
—7—7—9
ns
Write Cycle 3 Timing Diagram (UB, LB Controlled)
tAW
tAS
tWC
UB, LB
CE
WE
ADDRESSES
tWP
tCW
High Impedance
tDH
tDS
Data Stable
DOUT
DIN
tAH
tBW
tLZBE(1)
tLZCE(1)
tHZWE(1)
相關(guān)PDF資料
PDF描述
PDM41024SA10TTY 128K X 8 STANDARD SRAM, 10 ns, PDSO32
PDM41258SA7SO 64K X 4 STANDARD SRAM, 7 ns, PDSO24
PDM41298SA20TI 64K X 4 STANDARD SRAM, 20 ns, PDSO28
PDM42245L25GI 4K X 18 OTHER FIFO, CPGA68
PDM44068SA5JI 64K X 18 CACHE SRAM, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDM31584SA10SO 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256 X 16 CMOS 3.3V STATIC RAM
PDM31584SA10SOA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256 X 16 CMOS 3.3V STATIC RAM
PDM31584SA10SOATR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256 X 16 CMOS 3.3V STATIC RAM
PDM31584SA10SOATY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256 X 16 CMOS 3.3V STATIC RAM
PDM31584SA10SOI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256 X 16 CMOS 3.3V STATIC RAM