參數(shù)資料
型號(hào): PCM1804DB
英文描述: FULL DIFFERENTIAL ANALOG INPUT 24-BIT, 192-kHz STEREO A/D CONVERTER
中文描述: 全差分模擬輸入24位,192千赫立體聲A / D轉(zhuǎn)換器
文件頁(yè)數(shù): 28/31頁(yè)
文件大小: 470K
代理商: PCM1804DB
PCM1804
SLES022A
DECEMBER 2001
28
www.ti.com
APPLICATION INFORMATION
board design and layout considerations
V
CC
, V
DD
pins
The digital and analog power supply lines to the PCM1804 should be bypassed to the corresponding ground
pins with 0.1-
μ
F ceramic and 10-
μ
F tantalum capacitors placed as close to the pins as possible to maximize
the dynamic performance of the ADC. Although the PCM1804 has two power lines to maximize the potential
of dynamic performance, using one common power supply is recommended to avoid unexpected power supply
trouble like latch-up or power-supply sequence.
V
IN
pins
Use 100-pF ceramic capacitors between V
IN
L+, V
IN
L
, V
IN
R+, V
IN
R
,
and AGND, and 0.022-
μ
F ceramic
capacitors between V
IN
L+ and V
IN
L
, V
IN
R+, and V
IN
R
to remove higher-frequency noise at the delta-sigma
input section.
V
REFX
, V
COMX
inputs
Use 0.1-
μ
F ceramic and 10-
μ
F tantalum capacitors between V
REF
L, V
REF
R, and corresponding AGNDx, to
insure low-source impedance at ADC references. Use 0.1-
μ
F tantalum capacitors between V
COM
L, V
COM
R and
corresponding AGNDx to insure low-source impedance of common voltage. These capacitors should be
located as close as possible to the V
REF
L, V
REF
R, V
COM
L, and V
COM
R pins to reduce dynamic errors on
references and common voltage. The dc voltage level of these pins is 2.5 V.
DATA/DSDR, BCK/DSDL, and LRCK/DSDBCK pins
The DATA/DSDR, BCK/DSDL, and LRCK/DSDBCK pins in master mode have large load drive capability.
Locating the buffer near the PCM1804 and minimizing the load capacitance, minimizes the digital analog
crosstalk and maximizes the dynamic performance of the ADC.
system clock
The quality of the system clock may influence dynamic performance, as the PCM1804 operates based on
system clock. In that case, it may be required to consider the system clock duty, jitter, and the time difference
between system clock transition and BCK/DSDL or LRCK/DSDBCK transition in slave mode.
reset control
If capacitors larger than 10
μ
F are used on V
REF
L and V
REF
R, the external reset control with a delay time
corresponding to the V
REF
L and V
REF
R response is required. Also, it works as a power-down control.
application circuit for single-end input
An application circuit for a single-end input circuit is shown in Figure 44. The maximum signal input voltage and
differential gain of this circuit is designed as Vinmax = 8.28 Vpp, A = 0.3. Differential gain (Ad) is given by
R3/R1(R4/R2) as normal inverted gain amp. Resistor
R5
(R6) in the feedback loop gives low-impedance drive
operation and noise filtering for analog input of the PCM1804. The circuit technique R5 (R6) is recommended.
相關(guān)PDF資料
PDF描述
PCM1804DBR FULL DIFFERENTIAL ANALOG INPUT 24-BIT, 192-kHz STEREO A/D CONVERTER
PCM1807PW Single-Ended, Analog-Input 24-Bit, 96-kHz Stereo A/D Converter
PCM1807PWR Single-Ended, Analog-Input 24-Bit, 96-kHz Stereo A/D Converter
PCM1807 Single-Ended, Analog-Input 24-Bit, 96-kHz Stereo A/D Converter
PCM1851PJTR 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 X 2-CHANNEL MUX AND PGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM1804DB 制造商:Texas Instruments 功能描述:24BIT DAC SIGMA DELTA SMD 1804
PCM1804DBG4 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC Full Diff Anlg Inp 24-Bit 192KHz Ster RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1804DBR 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC Full Diff Anlg Inp 24-Bit 192KHz Ster RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1804DBRG4 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC Full Diff Anlg Inp 24-Bit 192KHz Ster RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1804S1IDBRQ1 制造商:Texas Instruments 功能描述:IC ADC 24BIT STER 192KHZ 28SSOP 制造商:Texas Instruments 功能描述:PCM1804S1IDBRQ1