參數(shù)資料
型號(hào): PCM1712U
英文描述: DIGITAL-TO-ANALOG CONVERTER
中文描述: 數(shù)字到模擬轉(zhuǎn)換器
文件頁(yè)數(shù): 14/16頁(yè)
文件大?。?/td> 101K
代理商: PCM1712U
14
PCM1712
10
5
0
–5
–10
–15
–20
–25
–30
–35
–40
–45
–50
–55
–60
10
100
1k
10k
100k
1M
10M
Frequency (Hz)
d
SIMULATED ANALOG FILTER
FREQUENCY RESPONSE
(10Hz~10MHz)
1.0
0.5
0
–0.5
–1.0
d
20
Frequency (Hz)
100
1k
10k
24k
SIMULATED ANALOG FILTER
FREQUENCY RESPONSE
(20Hz~24kHz, Expanded Scale)
20
0
–20
–40
–60
–80
–100
–120
–140
–160
THIRD-ORDER
Σ
MODULATOR
Frequency (kHz)
0
5
10
15
20
G
25
The combined oversampling rate of the delta-sigma modu-
lator and the internal 8-times interpolation filter is 48fs. The
theoretical quantization noise performance of the 5-level
delta-sigma modulator is shown in Figure 11.
FIGURE 11. Quantization Noise Spectrum.
APPLICATION
CONSIDERATIONS
DELAY TIME
There is a finite delay time in delta-sigma converters. In
A/D converters, this is commonly referred to as latency.
For a delta-sigma D/A converter, delay time is determined
by the order number of the FIR filter stage, and the chosen
sampling rate. The following equation expresses the delay
time of PCM1712:
T
D
= 12.625 x 1/fs
For f
S
= 44.1kHz, T
D
= 12.625/44.1kHz = 286.28
μ
s
Applications using data from a disc or tape source, such as
CD audio, CD-Interactive, Video CD, DAT, Minidisc, etc.,
generally are not affected by delay time. For some profes-
sional applications such as broadcast audio for studios, it is
important for total delay time to be less than 2ms.
INTERNAL RESET
When power is first applied to PCM1712, an automatic
reset function occurs after 64 cycles of LRCIN.
OUTPUT FILTERING
For testing purposes all dynamic tests are done on the
PCM1712 using a 20kHz low pass filter. This filter limits
the measured bandwidth for THD + N, etc. to 20kHz. Failure
to use such a filter will result in higher THD + N and lower
SNR and Dynamic Range readings than are found in the
specifications. The low pass filter removes out of band
noise. Although it is not audible, it may affect dynamic
specification numbers.
The performance of the internal low pass filter from DC to
24kHz is shown in Figure 12. The higher frequency rolloff
of the filter is shown in Figure 13. If the user’s application
has the PCM1712 driving a wideband amplifier, it is recom-
mended to use an external low pass filter. A simple 3rd-
order filter is shown in Figure 14. For some applications, a
passive RC filter or 2nd-order filter may be adequate.
FIGURE 12. Low Pass Filter Frequency Response.
FIGURE 13. Low Pass Filter Frequency Response.
相關(guān)PDF資料
PDF描述
PCM1715 Dual Voltage Output CMOS Delta-Sigma DIGITAL-TO-ANALOG CONVERTER With On-Chip Digital Filter
PCM1715U Dual Voltage Output CMOS Delta-Sigma DIGITAL-TO-ANALOG CONVERTER With On-Chip Digital Filter
PCM1716 24-Bit, 96kHz Sampling CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER
PCM1717 Stereo Audio DIGITAL-TO-ANALOG CONVERTER
PCM1717E Stereo Audio DIGITAL-TO-ANALOG CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM1714U 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Audio Digital-to-Analog Converter
PCM1715 制造商:BB 制造商全稱(chēng):BB 功能描述:Dual Voltage Output CMOS Delta-Sigma DIGITAL-TO-ANALOG CONVERTER With On-Chip Digital Filter
PCM1715U 制造商:BB 制造商全稱(chēng):BB 功能描述:Dual Voltage Output CMOS Delta-Sigma DIGITAL-TO-ANALOG CONVERTER With On-Chip Digital Filter
PCM1716 制造商:BB 制造商全稱(chēng):BB 功能描述:24-Bit, 96kHz Sampling CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER
PCM1716E 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 96kHz Smplg CMOS D-S Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel