- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367823 > PCK2510S (NXP Semiconductors N.V.) 50-150 MHz 1:10 SDRAM clock driver PDF資料下載
參數(shù)資料
| 型號(hào)： | PCK2510S |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 50-150 MHz 1:10 SDRAM clock driver |
| 中文描述： | 50-150兆赫1:10 SDRAM時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 3/10頁 |
| 文件大?。?/td> | 81K |
| 代理商： | PCK2510S |
Philips Semiconductors
Product specification
PCK2510S
50–150 MHz 1:10 SDRAM clock driver
1999 Dec 13
3
PIN DESCRIPTIONS
PIN NUMBER
SYMBOL
TYPE
NAME, FUNCTION, and DIRECTION
1
AGND
GND
Analog ground. AGND provides the ground reference for the analog circuitry.
2, 10, 14, 22
V
CC
PWR
Power supply
3, 4, 5, 8, 9,
15, 16, 17, 20, 21
1Y (0–9)
OUT
Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y (0–9) is enabled
via the G input. These outputs can be disabled to a logic-low state by de-asserting the G control
input. Each output has an integrated 25
series-damping resistor.
6, 7, 18, 19
GND
GND
Ground
11
G
IN
Output bank enable. G is the output enable for outputs 1Y (0–9). When G is LOW, outputs 1Y
(0–9) are disabled to a logic LOW state. When G is HIGH, all outputs 1Y (0–9) are enabled and
switch at the same frequency as CLK.
12
FBOUT
OUT
Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency
as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
FBOUT has an integrated 25
series-damping resistor.
13
FBIN
IN
Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be
hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so
that there is nominally zero phase error between CLK and FBIN.
23
AV
CC
PWR
Analog power supply. AV
provides the power reference for the analog circuitry. In addition,
AV
CC
can be used to bypass the PLL for test purposes. When AV
CC
is strapped to ground, PLL
is bypassed and CLK is buffered directly to the device outputs.
24
CLK
IN
Clock input. CLK provides the clock signal to be distributed by the PCK2510S clock driver. CLK
is used to provide the reference signal to the integrated PLL that generates the clock output
signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock.
Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required
for the PLL to phase lock the feedback signal to its reference signal.
FUNCTION TABLE
INPUTS
OUTPUTS
G
CLK
1Y (0–9)
FBOUT
X
L
L
L
L
H
L
H
H
H
H
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCK2510SPW | 20 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor |
| PCK857 | 50-150MHz differential 1:10 SDRAM clock driver(50-150MHz 差分 1:10 SDRAM 時(shí)鐘驅(qū)動(dòng)器) |
| PCK953 | 50-125 MHz PECL input/9 CMOS output 3.3 V PLL clock driver |
| PCKEL14 | 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip |
| PCKEP14 | 2.5 V/3.3 V 1:5 differential ECL/PECL/HSTL clock driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCK2510SA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:50-150 MHz 1:10 SDRAM clock driver |
| PCK2510SADH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:50-150 MHz 1:10 SDRAM clock driver |
| PCK2510SADH,118 | 功能描述:鎖相環(huán) - PLL 50-150 MHZ 1:10 SDRAM CLK DRVR RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PCK2510SL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:50-150 MHz 1:10 SDRAM clock driver |
| PCK2510SLDH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:50-150 MHz 1:10 SDRAM clock driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。