參數(shù)資料
型號(hào): PCK2010
廠商: NXP Semiconductors N.V.
英文描述: CK98 (100/133MHz) Spread Spectrum System Clock Generator(CK98 (100/133MHz) 擴(kuò)散光譜系統(tǒng)始終發(fā)生器)
中文描述: CK98(100/133MHz)擴(kuò)頻系統(tǒng)時(shí)鐘發(fā)生器(CK98(100/133MHz)擴(kuò)散光譜系統(tǒng)始終發(fā)生器)
文件頁(yè)數(shù): 6/16頁(yè)
文件大?。?/td> 113K
代理商: PCK2010
Philips Semiconductors
Preliminary specification
PCK2010
CK98 (100/133MHz) Spread Spectrum System Clock
Generator
1999 Mar 01
6
CLOCK ENABLE CONFIGURATION
CPUSTOP
PWRDWN
PCISTOP
CPUCLK
CPUDIV2
APIC
3V66
PCI
PCIF
REF 48MHz
OSC
VCOs
X
0
X
LOW
LOW
LOW
LOW
LOW
LOW
LOW
OFF
OFF
0
1
0
LOW
ON
ON
LOW
LOW
ON
ON
ON
ON
0
1
1
LOW
ON
ON
LOW
ON
ON
ON
ON
ON
1
1
0
ON
ON
ON
ON
LOW
ON
ON
ON
ON
1
1
1
ON
ON
ON
ON
ON
ON
ON
ON
ON
NOTES:
1. LOW means outputs held static LOW as per latency requirement below
2. ON means active.
3. PWRDWN pulled LOW, impacts all outputs including REF and 48MHz outputs.
4. All 3V66 clocks as well as CPU clocks should stop cleanly when CPUSTOP is pulled LOW.
5. CPUDIV2, IOAPIC, REF, 48MHz signals are not controlled by the CPUSTOP functionality and are enabled all in all conditions except when
PWRDWN is LOW.
POWER MANAGEMENT REQUIREMENTS
S G
SIGNAL
S G
SIGNAL STATE
LATENCY
NO. OF RISING EDGES OF FREE RUNNING
PCICLK
CPUSTOP
0 (DISABLED)
1
1 (ENABLED)
1
PCISTOP
0 (DISABLED)
1
1 (ENABLED)
1
PWRDWN
1 (NORMAL OPERATION)
3ms
0 (POWER DOWN)
2 MAX
NOTES:
1. Clock ON/OFF latency is defined as the number of rising edges of free running PCICLKs between the clock disable goes HIGH/LOW to the
first valid clock that comes out of the device.
2. Power up latency is when PWRDWN goes inactive (HIGH) to when the first valid clocks are driven from the device.
ABSOLUTE MAXIMUM RATINGS
1, 2
In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to V
SS
(V
SS
= 0V)
SYMBOL
PARAMETER
CONDITION
LIMITS
UNIT
MIN
MAX
V
DD3
V
DDQ3
V
DDQ2
I
IK
V
I
I
OK
V
O
I
O
T
STG
DC 3.3V core supply voltage
–0.5
+4.6
V
DC 3.3V I/O supply voltage
–0.5
+4.6
V
DC 2.5V I/O supply voltage
–0.5
+3.6
V
DC input diode current
V
I
< 0
Note 2
–50
mA
DC input voltage
–0.5
5.5
±
50
V
DC output diode current
V
O
> V
CC
or V
O
< 0
Note 2
mA
DC output voltage
–0.5
V
CC
+ 0.5
±
50
+150
V
DC output source or sink current
V
O
= 0 to V
CC
mA
°
C
Storage temperature range
–65
P
TOT
Power dissipation per package
plastic medium-shrink (SSOP)
For temperature range: –40 to +125
°
C
above +55
°
C derate linearly with 11.3mW/K
850
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
相關(guān)PDF資料
PDF描述
PCK2010DL CK98 100/133MHz Spread Spectrum System Clock Generator
PCK2010RA CK98R 100/133MHz RCC spread spectrum system clock generator
PCK2011 Direct RAMbus Clock Generator(定向RAM總線時(shí)鐘發(fā)生器)
PCK2011DL Direct RAMbus Clock Generator
PCK2014A CK98 100/133 MHz spread spectrum system clock generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCK2010DL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK98 100/133MHz Spread Spectrum System Clock Generator
PCK2010R 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK98R 100/133MHz RCC spread spectrum system clock generator
PCK2010RA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK98R 100/133MHz RCC spread spectrum system clock generator
PCK2010RADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK98R 100/133MHz RCC spread spectrum system clock generator
PCK2010RADL,112 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CK98R(100/133MHZ)RCC/CLK GEN RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56