參數(shù)資料
型號(hào)： PCI9060
廠商： Electronic Theatre Controls, Inc.
英文描述： 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
中文描述： 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng)
文件頁(yè)數(shù)： 45/192頁(yè)
文件大?。?/td> 1551K
代理商： PCI9060
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 36
Version 1.02
master abort and target abort interrupt bits in the PCI
Status configuration register.
Bits [26:24] of the Interrupt Control/Status Register (refer
to Table 4-58) are latched at the time of a target abort
interrupt or master abort interrupt. They provide
information as to who was master when an abort
occurred. PCI 9080 updates these bits whenever an
abort occurs.
3.12.2 Local Interrupts (LINTo#)
A PCI 9080 Local Interrupt (LINTo#) can be generated
by one of the following:
PCI to Local Doorbell/Mailboxes Register access
PCI BIST interrupt, the DMA done interrupt
DMA terminal count is reached
DMA abort interrupt or messaging outbound post
queue not empty
LINTo#, or individual sources of an interrupt, can be
enabled or disabled with the PCI 9080 Interrupt
Control/Status Register (refer to Table 4-58). Interrupt
Control/Status Register also provides interrupt status for
each source of the interrupt.
PCI 9080 local interrupt is a level output. An interrupt
can be cleared by disabling the interrupt enable bit of a
source or by clearing the cause of an interrupt.
3.12.2.1 Local to PCI Doorbell Interrupt
A local bus master can generate a PCI bus interrupt by
writing to the Local to PCI Doorbell Register (refer to
Table 4-57). PCI host processor can then read PCI 9080
Interrupt Control/Status Register (refer to Table 4-58) to
determine that a doorbell interrupt is pending. It can then
read the PCI 9080 Local to PCI Doorbell Register.
Each bit in the Local to PCI Doorbell Register is
individually controlled. Bits in the Doorbell Register can
only be set by the local side. From the local side, writing
a 1 to any bit position sets that bit and writing a 0 to a bit
position has no effect. Bits in the Local to PCI Doorbell
Register can only be cleared from the PCI side. From
the PCI side, writing a 1 to any bit position clears that bit
and writing a 0 to a bit position has no effect.
The interrupt remains asserted as long as any of the
Local to PCI Doorbell Register bits are set and PCI
Doorbell interrupt is enabled.
To prevent race conditions when the PCI bus is
accessing the Doorbell Register (or any configuration
register), PCI 9080 automatically de-asserts READYo#
to prevent local bus accesses.
3.12.2.2 PCI to Local Doorbell Interrupt
A PCI bus master can generate a local bus interrupt by
writing to the PCI to Local Doorbell Register (refer to
Table 4-56). Local processor can then read the PCI
9080 Interrupt Control/Status Register (refer to Table 4-
58) to determine that a doorbell interrupt is pending. It
can then read the PCI 9080 PCI to Local Doorbell
Register.
Each bit in the PCI to Local Doorbell Register is
individually controlled. Bits in the Doorbell Register can
only be set by the PCI side. From the PCI side, writing 1
to any bit position sets that bit and writing 0 to a bit
position has no effect. Bits in the PCI to Local Doorbell
Register can only be cleared from the local side. From
the local side, writing 1 to any bit position clears that bit
and writing 0 to a bit position has no effect.
Note:
not use the PCI to Local Doorbell Register.
If local side cannot clear Doorbell Interrupt, do
The interrupt remains asserted as long any of the PCI to
Local Doorbell Register bits are set and the Local
Doorbell interrupt is enabled.
To prevent race conditions when the local bus is
accessing the Doorbell Register (or any configuration
register), PCI 9080 automatically issues a RETRY to the
PCI bus.
3.12.2.3 Built-In Self Test Interrupt (BIST)
A PCI bus master can generate a local bus interrupt by
performing a PCI Type 0 configuration write to a bit in
the PCI BIST Register. The local processor can then
read the PCI 9080 Interrupt Control/Status Register
(refer to Table 4-58) to determine that a BIST interrupt is
pending.
The interrupt remains asserted as long as the bit is set
and the BIST interrupt is enabled. The local bus then
resets the bit when BIST is complete. PCI Host software
may fail the device if the bit is not reset after two
seconds.
Note:
PCI 9080 does not have internal BIST.
3.12.2.4 DMA Channel 0/1 Interrupts
A DMA channel can generate a PCI or local bus interrupt
when done (transfer complete) or after a transfer is
complete for a descriptor in chaining mode. A bit in the
DMA mode register determines whether to generate a
PCI or local interrupt. The local or PCI processor can
then read the PCI 9080 Interrupt Control/Status Register
(refer to Table 4-58) to determine whether a DMA
channel interrupt is pending.
相關(guān)PDF資料
PDF描述
PCI9080 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060ES 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060SD 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI950PT PC Card Support
PCI9656-AC66BI Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI90603A 制造商:PLX Technology 功能描述:
PCI9060-3A 制造商:PLX Technology 功能描述:
PCI9060-3AF 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
PCI9060ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060ESF 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時(shí)間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*