參數(shù)資料
型號： PCF8813
廠商： NXP Semiconductors N.V.
英文描述： (67 + 1) x 102 pixels matrix LCD driver
中文描述： （67 1）× 102像素矩陣LCD驅(qū)動器
文件頁數(shù)： 20/72頁
文件大?。?/td> 446K
代理商： PCF8813
2004 Mar 05
20
Philips Semiconductors
Product specification
(67 + 1)
×
102 pixels matrix LCD driver
PCF8813
9.2
Serial interface (3-line)
handbook, full pagewidth
MGW713
transmission byte
D7
D6
D5
D4
D3
D2
D1
D0
MSB
LSB
transmission byte
(1)
D/C
transmission byte
D/C
D/C
transmission byte
D/C
Fig.20 Serial data stream, write mode.
(1) A transmission byte may be a command byte or a data byte.
The serial interface is also a 3-line bidirectional interface
for communication between the microcontroller and the
LCD driver chip. The three lines are: SCE (chip enable),
SCLK (serial clock) and SDATA (serial data). The
PCF8813 is connected to the SDA of the microcontroller
by the SDATA (data input) and SDOUT (data output) pads
which are connected together.
9.2.1
W
RITE MODE
In the write mode of the interface, the microcontroller
writes commands and data to the PCF8813. Each data
packet contains a control bit D/C and a transmission byte.
If D/C is LOW, the following byte is interpreted as a
command byte. If D/C is HIGH, the following byte is stored
in the display data RAM. The address counter is
incrementedautomaticallyaftereverydatabyte.Figure 20
shows the general format of the write mode and the
definition of the transmission byte.
Any instruction can be sent in any order to the PCF8813.
The MSB of a byte is transmitted first. The serial interface
is initialized when SCE is HIGH. In this state, SCLK clock
pulses have no effect and no power is consumed by the
serial interface. A falling edge on SCE enables the serial
interface and indicates the start of data transmission.
Figures 21, 22 and 23 show the protocol of the write
mode:
When SCE is HIGH, SCLK clocks are ignored; the serial
interface is initialized during the HIGH time of SCE (see
Fig.21)
At the falling SCE edge SCLK must be LOW (see
Fig.41)
SDATA is sampled at the rising edge of SCLK
D/C indicates whether the byte is a command (D/C = 0)
or RAM data (D/C = 1); it is sampled with the first rising
SCLK edge
If SCE stays LOW after the last bit of a command/data
byte, the serial interface is ready for the D/C-bit of the
next byte at the next rising edge of SCLK (see Fig.22).
A reset pulse with RES interrupts the transmission and
the data being written into the RAM may be corrupted.
The registers are cleared. If SCE is LOW after the rising
edge of RES, the serial interface is ready to receive the
D/C-bit of a command/data byte (see Fig.23).
相關(guān)PDF資料
PDF描述
PCF88132 (67 + 1) x 102 pixels matrix LCD driver
PCF88132DA (67 + 1) x 102 pixels matrix LCD driver
PCF8813U (67 + 1) x 102 pixels matrix LCD driver
PCF8820 67 x 101 Grey-scale/ECB colour dot matrix LCD driver
PCF8820U 67 x 101 Grey-scale/ECB colour dot matrix LCD driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF88132 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:(67 + 1) x 102 pixels matrix LCD driver
PCF88132DA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:(67 + 1) x 102 pixels matrix LCD driver
PCF8813U 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:(67 + 1) x 102 pixels matrix LCD driver
PCF8820 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:67 x 101 Grey-scale/ECB colour dot matrix LCD driver
PCF8820U 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:67 x 101 Grey-scale/ECB colour dot matrix LCD driver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*